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Abstract 
In radar applications, system performance depends strongly on the dynamic perform-
ance of its power supplies. The operations of the transmitter causes a step-current to 
be drawn from its power supply, leading to a transient voltage drop. The voltage must 
settle to within pre-specified limits, before the arrival of the echoed pulse signals from 
the target, to ensure the correct functionality of the radar receiver; otherwise, some of 
these pulses have to be rejected. Rejected pulses reduce the accuracy of the information 
of the target, causing system performanc&to deteriorate. It is therefore vital that radar 
power supplies have a very robust dynamic performance to load changes. 
Although the transient requirements of a radar power supply are stringently specified, 
the precise timing of the load application is known in advance, allowing advance com-
pensation to be made. The anticipated effect of the connection of load can be alleviated 
by increasing the pulse width of the converter before the load is applied, by the injection 
of a small voltage into the control loop. With a suitable injected voltage, significant im-
provement in transient response is achieved. Based on this principle, Voltage Injection 
Control (VIC) is proposed and investigated in this thesis. 
In the thesis, the implementation and design considerations of VIC are described. Time-
domain optimisation using 1-ISPICE is proposed to select a suitable injected voltage to 
meet the specified transient performance. Both experimental and simulated results are 
presented, demonstrating the robustness of the technique. Utilisation of this technique 
in distributed power systems for future phased-array radar systems and in other possible 
applications is also discussed. 
During the course of this research, HSPICE optimisation has been applied effectively 
to design the control loop error amplifier compensation circuit in the time-domain, 
overcoming some of the limitations of the traditional frequency-domain approach. 
Declaration of originality 
I hereby declare that this thesis is my own work, unless otherwise 
stated. 
Acknowledgements 
I am indebted to the following people for their invaluable assistance during the 
course of this PhD: 
Dr. Ewen Macpherson, my supervisor, who provided me excellent guidance 
and continuous support throughout the project. My special thank also 
to his effort in reading and checking this thesis, and providing numerous 
invaluable comments. 
• Frank Fisher at GEC Marconi Electro-Optics Ltd., the industrial collabor-
ator of this project, who was always ready to assist me on the subject of 
radar power supplies. 
• Dr. Brian Flynn, my second supervisor, who helped to read and check 
through this thesis and provided many constructive comments. 
• Chen 1-ting, my girl friend, for her encouragement, understanding, and 
unending consideration, given during the whole period of my study. 
• Mrs. Cousland, a wise kind lady at 22 Minto street, for her compassion and 
every single cup of tea on Sunday evenings. 
• Both my friends here in Edinburgh and back in Thailand for their encour-
agement. Special thank goes to my long-suffering friend, Dr. Amarnath 
Reddy. 




My gratitude is due to The Royal Thai Government for awarding me the 
scholarship to study in the UK, which made this research possible. 
I also thank Thai Government Students' Office in London for constant 
support during the entire period of the study. 
111 
Contents 
Abbreviations 	 viii 
1 	Introduction 1 
1.1 Overview of Switched Mode Power Supplies 	............ 2 
1.1.1 	Basic PWM DC-to-DC converter circuits ........... 3 
1.1.2 	Continuous and discontinuous conduction mode 	...... 4 
1.2 Output Voltage Control Methods 	.................. 6 
1.2.1 	Standard control methods 	.................. 6 
1.2.1.1 	Voltage-mode control ................ 6 
1.2.1.2 	Voltage feedforward control 	............. 7 
1.2.1.3 	Current-mode control 	................ $ 
1.2.1.4 	Average current-mode control ........... 9 
1.2.2 	Modern control methods 	................... 10 
1.2.2.1 	Function control 	.................. 11 
1.2.2.2 	One cycle control 	.................. 12 
1.2.2.3 	Digital control 	................... 13 
1.2.2.4 	Artificial neural networks control 	......... 13 
1.2.2.5 	Fuzzy logic control 	................. 14 
1.2.3 	Brief summary of existing control strategies 	........ 16 
1.3 Airborne Radar Systems 	....................... 16 
1.3.1 	Brief operation overview 	................... 16 
1.3.2 	Load characteristics of radar power supplies 	........ 18 
1.4 The New Voltage Injection Control (VIC) 	............. 19 
1.5 Aims of the Research 	......................... 20 
1.6 Thesis 	Structure ............................ 21 
2 Voltage Injection Control (VIC) Technique 	 23 
2.1 	Voltage Injection Control .......................24 
2.1.1 	Principle of operation .....................25 
2.1.1.1 System characteristics under a sudden load change 25 
iv 
Contents 
2.1.1.2 	System characteristics under voltage injection (with 
constant load) 	................... 25 
2.1.1.3 	System characteristics under a sudden load change 
with VIC 	...................... 26 
2.1.2 Control circuit realisation 	.................. 28 
2.1.3 Stability considerations .................... 28 
2.2 	The Injected Voltage 	......................... 29 
2.2.1 Amplitude of the injected voltage 	.............. 30 
2.2.2 Injecting time of the injected voltage 	............ 31 
2.2.3 Shape of the injected voltage ................. 32 
3 VIC Prototype Design and Development 35 
3.1 VIC Experimental Set Up 	...................... 35 
3.2 Computer 	............................... 36 
3.2.1 	Hardware 	........................... 36 
3.2.2 	Software 	............................ 37 
3.3 Power Supply Unit: Voltage Mode Control 	............. 40 
3.3.1 	Power circuit board 	...................... 41 
3.3.2 	Control circuit board 	..................... 43 
3.4 Power Supply Unit: Current Mode Control ............. 46 
3.4.1 	Power circuit board 	...................... 46 
3.4.2 	Control circuit board 	..................... 47 
3.5 Switching Load 	............................ 49 
3.6 Transient Waveform Recorder HS508 	................ 50 
4 	Simulation and Modelling 55 
4.1 Averaged Model 	............................ 56 
4.2 State-space Averaging Technique 	.................. 57 
4.3 Formulation of Mathematical Model of a Buck Converter With VIC 60 
4.3.1 	Power stage 	.......................... 60 
4.3.2 	VIC with voltage-mode control 	............... 63 
4.3.3 	VIC with current-mode control 	............... 66 
4.4 SPICE-based Implementation 	.................... 67 
4.4.1 	SPICE model of the buck power stage 	........... 69 
4.4.2 	SPICE model of VIC with voltage-mode control ...... 70 
4.4.3 	SPICE model of VIC with current-mode control ...... 73 
4.5 Direct Solution Technique 	...................... 77 
4.5.1 	Existing simulation tools 	................... 78 
4.5.2 	Choices of simulation techniques ............... 80 
v 
Contents 
4.5.2.1 	Detailed-mode simulation 	............. 80 
4.5.2.2 	Behavioural-mode simulation 	........... 81 
4.5.3 	Behavioural simulation options 	............... 81 
4.5.4 	SPICE closed-loop brute-force simulation 	.......... 83 
5 	Optimisation of Injected Voltage 88 
5.1 Overview of Optimisation 	...................... 88 
5.2 Multi-Objective Optimisation 	.................... 91 
5.3 Optimisation With HSPICE 	..................... 94 
5.4 SNIPS Control Circuit Design 	.................... 98 
5.4.1 	Design in the frequency domain 	............... 98 
5.4.1.1 	Design overview 	.................. 98 
5.4.1.2 	Stability considerations 	.............. 99 
5.4.1.3 	Design objectives 	.................. 99 
5.4.1.4 	Limitations 	..................... 101 
5.4.2 	A new optimisation based design 	.............. 101 
5.4.2.1 	Related work on using CAD to design SNIPS com- 
pensation circuits 	.................. 102 
5.5 Vi.j 	Optimisation 	........................... 103 
5.5.1 	Optimising variables and constraints 	............ 103 
5.5.2 	Design objectives 	....................... 104 
6 	Results 107 
6.1 	Compensation Circuit Design 	.................... 107 
6.1.1 	Frequency response design 	.................. 108 
6.1.1.1 	Design objectives 	.................. 108 
6.1.1.2 	Control-to-output frequency characteristic 	. 	 . 	 . 108 
6.1.1.3 	Error amplifier compensation circuit frequency char- 
acteristic 	...................... 109 
6.1.1.4 	Error amplifier compensation: first design attempt 109 
6.1.1.5 	Error amplifier compensation: second design at- 
tempt 	........................ 112 
6.1.2 	Compensation circuit design using HSPICE optimisation 114 
6.1.2.1 	Design objectives 	.................. 114 
6.1.2.2 	Design variable 	................... 115 
6.1.2.3 	Optimisation strategy configuration ........ 115 
6.1.3 	Results 	............................. 116 
6.1.4 	Discussion 	........................... 118 
6.2 	Voltage Injection Control (VIC) 	................... 120 
vi 
Contents 
6.2.1 Transient responses without VIC 	.............. 120 
6.2.2 HSPICE optimisation of Vinj ................. 125 
6.2.2.1 	Design objectives 	.................. 125 
6.2.2.2 	Design variables 	.................. 126 
6.2.2.3 	Optimisation strategy 	............... 126 
6.2.3 Results 	............................. 127 
6.2.4 Response discrepancy associated with the injecting time . 	 140 
6.2.5 VIC experiment with current-mode control ......... 143 
7 	Discussion 145 
7.1 VIC Technique - General Consideration ............... 145 
7.1.1 	Capability of VIC 	....................... 146 
7.1.2 	Limitations of VIC 	...................... 147 
7.2 Time Domain Optimisation With HSPICE ............. 147 
7.2.1 	Optimisation of the error amplifier compensation circuit . 	 148 
7.2.2 	Optimisation of 	..................... 150 
7.2.3 	Convergence problems and remedies ............. 152 
7.2.4 	Design Procedure 	....................... 153 
7.3 VIC 	Test Facilities 	.......................... 154 
7.4 Simulation and Modelling Considerations .............. 156 
7.5 Future Phased Array Radar Systems 	................ 158 
7.6 Possible Applications of the VIC Technique 	............ 160 
8 Conclusion and Future Work 	 163 
8.1 	Conclusions 	..............................163 
8.2 	Future work ..............................165 
References 
	 167 
A Voltage Injection Control Test Programme 	 177 
B HSPICE Netlists 	 181 
B.1 Control loop optimisation netlist 	..................181 
B.2 Vinj optimisation netlist .......................184 
B.3 Buck converter with current-mode control netlist .........189 





CCM Continuous Current Mode 
CPS Central Power Systems 
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Switched Mode Power Supplies (SMPS) are widely used as the DC power source 
in the majority of modern electronic systems, ranging from modern office equip-
ment (e.g. personal computers, printers, fax machines, etc.) to highly soph-
isticated systems (e.g. radar systems, space shuttle power systems, etc). The 
increasing complexity of electronic systems has resulted in ever more demanding 
requirements being placed on their power supplies, particularly in terms of power 
density, efficiency, electromagnetic compatibility, and output voltage control. The 
trend towards lower operating voltage for integrated circuits (e.g. from 5 to 3.3V 
in the pentium processor chip) has further increased the burden on power supply 
designers. 
SMPS employ feedback control to regulate the output voltage, which must be 
kept within desired limits throughout the whole operating range to ensure cor-
rect functionality of the load. For example, a power supply for the Pentium 
processors must be capable of providing output voltage regulation of +5%, re-
gardless of the processor operating conditions in which load current can slew from 
a minimum value of less than 1A to a maximum value of about 1OA within a few 
hundreds nanosecond, during the transition of processor operation from sleep to 
fully active modes. Therefore to meet both steady state and transient output 
voltage requirements in this application, a control method must be appropriately 
selected and well designed. Several output voltage control methods are available, 
some of which are reviewed later in this chapter. 
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In an airborne radar system, due to the nature of its operation, radar perform-
ance is strongly determined by the dynamic performance of its power supply. 
In particular, it is critical that the radar power supply has a robust perform-
ance against sudden load current changes. The output voltage transient period 
must be minimised during the radar operation to prevent deterioration of system 
performance. This thesis investigates a new control technique for radar power 
supplies to meet this requirement. 
This chapter begins by reviewing the basic concept of SNIPS and the voltage 
control methods currently available. The problems inherent in SNIPS in radar 
systems, together with the rationale and the objectives of the present research 
are then discussed. 
1.1 Overview of Switched Mode Power Supplies 
Unlike traditional linear power supplies, the D!Ct o.DC conversion process in 
SNIPS is achieved using switching techniques in which a solid-state device (bi-
polar transistor, MOSFET or IGBT, etc.) is employed as an electronic switch 
operating at high frequency, usually above 20kHz, to convert the DC voltage 
from one level to another. Through this high frequency switching technique, the 
device conduction losses are minimised and hence much greater efficiency can be 
realised, typically 89-90% as opposed to 30-40% for linear units [1]. With high 
frequency operation, the size of wound components as well as the overall weight 
are significantly reduced. Recent advances in semiconductor technology have res-
ulted in power devices with increased switching speed, high power rating, and a 
relatively low cost, such that switched mode power supplies now dominate the 
power supply market. 
Figure 1.1 shows a simplified block diagram of a typical off-line SMPS. The input 
voltage from the AC mains supply is rectified into an unregulated DC voltage by 
a diode bridge rectifier circuit with an output smoothing capacitor. In the DC-to-
DC conversion, the inverter chops the DC voltage at high frequency, producing 
an AC voltage across the isolation transformer. The secondary voltage is rectified 
and filtered by the L-C low-pass filter to produce a smooth DC output voltage 
2 
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DC-DC conversion stage 








I Transformer Vref I 
Feedback control circuit 
Figure 1.1: Block diagram of an off-line SNIPS 
V3 . V, is regulated by means of feedback control which adjusts the pulse width 
of the switching device in the inverter block. 
The following sections are intended to provide a brief background on SMPS, where 
only common features such as circuit topologies and operating modes are covered. 
More details on system characteristics and operations and other essential features 
can be found in most power electronics textbooks [1,2}. 
1.1.1 Basic PWM DC-to-DC converter circuits 
The isolated DC-to-DC conversion stage in figure 1.1 is usually a derivation from 
one of the three basic DC-DC converters shown in figure 1.2. The operation of 
these circuits is based on the alternate conduction of a transistor and diode within 
each switching cycle. In the buck circuit, during the interval when the MOSFET 
is on, the diode is reverse biased and the power is transferred from the input to 
the load through the inductor. During the interval when the switch is off, the 
diode takes over the conduction of the inductor current, transferring some (or all) 
of the stored energy in the inductor to the load. The output voltage of the buck 
converter ideally depends only on the input voltage and the duty ratio (d = 
and is always lower than the dc input voltage. 
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Figure 1.2: Three basic DC-DC converters 
The boost and buck-boost converters achieve the DC-to-DC conversion through 
a similar principle of inductor energy transfer. As seen in figure 1.2, the output 
voltage of the boost converter is always higher than the input voltage, and the 
output voltage of the buck-boost converter can be either higher or lower than its 
input voltage, but with opposite polarity. 
1.1.2 Continuous and discontinuous conduction mode 
The converters mentioned above may operate either in the continuous or discon-
tinuous conduction mode. This implies that the current in the filter inductor 
either never falls to zero (in the continuous case), or for the last part of the 
switching cycle has no current flowing in it (in the discontinuous case). Both 
conduction modes are illustrated in figure 1.3. 
The conduction mode of a converter is determined by the value of load current, 
inductor and switching frequency. For a converter operating in the continuous 
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Figure 1.3: Inductor current waveforms of DC-DC converters operating in con-
tinuous, boundary and discontinuous modes 
mode, the following expression must be satisfied [3]: 
k = 22"  R > K critical 
	 Equation: (1.1) 
where R is the effective load resistance, f8 is the switching frequency, and Kcriticai 
is a function of duty ratio and is eqUal to 1 - d, d(1 - d) 2 , and (1 - d) 2 for buck, 
boost and buck-boost converters respectively. For operation at the boundary 
k = Kcriticai, and k < ' critical for discontinuous mode operation. From equation 
(1.1), the trend towards discontinuous mode can be realised by either decreasing 
L or f3, or increasing R. 
The advantages of continuous mode of operation over the discontinuous are sum-
marised below: 
- Lower peak current through the transistor, diode and output capacitor, 
for the same average load current. This reduces stress on these devices and 
does not require components with high current capability. 
- Good open loop load regulation. 
The disadvantages associated with continuous mode of operation are: 
5 
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- Slower dynamic response. Due to the continuous flow of the inductor 
current, a rapid response to disturbances cannot be accomplished; whereas 
in the discontinuous mode the inductor current starts from zero at the 
beginning of every cycle, and can accommodate the changes more quickly. 
- Requires a larger inductor and, thus, occupies more space. 
1.2 Output Voltage Control Methods 
1.2.1 Standard control methods 
The discussion of PWM control schemes in this section is restricted to the control 
methods based on constant frequency operation. Three standard control methods 
in this category are voltage-mode control (or direct-duty control), current-mode 
control and voltage feedforward control, all of which are analogue-type control 
techniques. The circuits implementing these control methods are available in 
Integrated Circuit (IC) chips, which usually incorporate a precision reference 
voltage source, an error amplifier, a voltage comparator, and a driver circuit. 
The integration of all of these components into a single IC offers the advantages 
of compactness, greater reliability, and increased performance. 
1.2.1.1 Voltage-mode control 
Direct duty control is the simplest method used in SNIPS control. Its control 
principle is illustrated in figure 1.4(b). The output voltage V0 is compared with 
a reference voltage Vf by the error amplifier. By comparing the error signal l/ 
to the fixed-frequency sawtooth voltage V3 , the resulting duty cycle signal is used 
to drive the MOSFET to maintain a constant output voltage. Any change in 
the output voltage is reflected by an excursion in Ve. The length of the transient 
period depends on the magnitude of the disturbance and the bandwidth of the 
system. UC3524 [4}, from Unitrode Corporation, is an example of a direct-duty 
control IC chip. 
11 
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Figure 1.4: (a) Buck regulator (b) Direct duty control strategy (c) Voltage feed-
forward control strategy 
1.2.1.2 Voltage feedforward control 
The direct duty control described in the last section has a poor closed-loop tran-
sient response to changes in the input voltage V, because the correction mechan-
ism does not take place until the effect has propagated to the output, causing the 
output voltage to change. This problem is overcome by voltage feedforward con-
trol [2,5,6. In this scheme, the input voltage is fed-forward to the control circuit 
which possesses a modulation strategy similar to direct duty control, except that 
the magnitude of the sawtooth signal is proportional to the input voltage. As 
indicated by the dash line in figure 1.4(c), an increasing input voltage is instantly 
corrected by decreasing duty ratio, resulting in excellent line regulation. 
The voltage feedforward control provides full compensation for line voltage changes 
only in buck-type (continuous mode) and flyback (discontinuous mode) regulat-
ors, while it provides just a partial compensation in other types of regulator. 
However, the newly proposed voltage feedforward control scheme in [7] in which 
the control signal 14, instead of the input Voltage, is used to control the magnitude 
of sawtooth signal results in excellent line regulation in boost converters. 
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1.2.1.3 Current-mode control 
Current-mode control is the most common method currently used in SNIPS con-
trol. It was first reported in 1978 [8] and ever since has received a great deal 
of attention. Various analysis methods as well as equivalent circuit models of 
current-mode controlled converters [9-12] have been developed to tackle design 
issues such as system dynamic characteristics and stability. The current mode 
control technique is now mature and well understood. 
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Figure 1.5: A buck regulator with: (a) Peak current mode control (b) Average 
current-mode control 
duty cycle is derived by comparing Ve to the switch current (or inductor Current) 
waveform /. The feedback of switch current forms a second inner current control 
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loop in addition to the main voltage control loop. The switch is turned on at 
the beginning of each switching period by the clock signal, and turned off when 
V. reaches 17g . The switch remains off until the beginning of the next switching 
cycle when the next clock signal restarts and the process is repeated. 
A converter employing current-mode control is known to be unstable above 50% 
duty cycle. Some form of compensation is required to extend the stability range: 
in practice, this is achieved by adding a stabilising ramp signal to V6 or V. 
(described further in section 3.4). This slope compensation also prevents sub-
harmonic oscillations [13]. 
Current-mode control has the following advantages over direct duty control: 
Current limit - since the switch current is directly controlled by V, current 
limiting to prevent excessive switch current can be easily accomplished by 
putting an upper limit on the control voltage V6 . 
One pole frequency characteristic - as the inductor current is being 
controlled directly, the converter virtually exhibits single-pole frequency 
characteristics (a pole due to the inductor is removed), thus simplifying the 
control-loop compensation. 
Inherent voltage feedforward control - a change in the input voltage 
is instantly reflected in the inductor current and hence duty ratio. 
Modular design - parallel connection of identical SMPS modules with 
equal current sharing can be achieved by feeding the same control voltage 
V to each module. 
1.2.1.4 Average current-mode control 
The original thought in the proposal of current-mode control described above 
was to transform a converter's output characteristic into a perfect current source, 
where the output current (the average of inductor current) is directly controlled 
by the control voltage in the outer voltage loop, resulting in better output voltage 
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dynamic performance. Because the conventional current-mode control uses the 
peak inductor current feedback instead of its average value, accurate output cur-
rent control will be achieved (or the peak-to-average current error will be less) if 
the current-loop gain is sufficiently high. In current-mode control, the current-
loop gain is normally not high enough to correct this error. In addition to this 
problem, the peak current-mode control has the following drawbacks [14,15]: 
• Poor noise immunity. Any noise spike on the peak current waveform can 
cause instability. 
• Slope compensation required. 
These limitations are eliminated by the use of average current-mode control as 
shown in figure 1.5(b) [15]. In this control scheme a current amplifier is intro-
duced into the current loop which compares the inductor current to its desired 
level (represented by the error voltage), giving the current error signal at its 
output. The PWM switching voltage is then derived by comparing the current 
error signal with a sawtooth waveform. The incorporation of the current ampli-
fier with appropriate compensation allows a much higher current loop gain to be 
realised than is obtained in peak current-mode control. The substantial increase 
in the current loop gain makes the inductor current track closely its desired level, 
eliminating peak-to-average error problems. Due to this tracking ability, aver-
age current-mode technique is commonly used to shape the line input current in 
power factor correction applications. 
1.2.2 Modern control methods 
In addition to the standard control methods reviewed in the preceding sections, 
numerous control strategies have recently been proposed with the common aim to 
improve converter performance (both dynamic and steady state), some of which 
are examined in this section. 
10 
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1.2.2.1 Function control 
Function control [16-18] is a novel control strategy whose control law is synthes-
ised from equations governing the averaged behaviour of the power circuit. The 
control law is formulated such that the output voltage is theoretically independ-
ent of both line voltage and load current, accomplishing zero voltage regulation'. 
A buck converter with function control is shown in figure 1.6. For robust per- 
VL 
Control Law: 
I 	d v+k(vref-vo)-kdlc 
v 	-rY v 
Va 
'1L ,. Feedback variables 
Function v 1 
Control circuit Ic 
ef 
Figure 1.6: Function control of a buck converter 
formance, the control law is implemented employing four feedback variables: the 
output voltage (17 ), a low-frequency component of inductor voltage (V), the 
input voltage (14),  and the rate of change of output voltage (proportional to Ic). 
As illustrated in [18], function control exhibits superb dynamic performance to 
both line voltage and load current variations. Nevertheless, it is subjected to the 
following limitations: 
• The control circuit is complicated, requiring a circuit to retrieve a low fre-
quency component of the inductor voltage (I/L).  Additionally, the control 
law for other types of converters, such as boost or buck-boost, would have 
a more complicated form which requires more elaborate control circuits. 
'Because of the non-ideality of the switching device and circuit components, zero voltage 
regulation would never be attained in practice. 
11 
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• System stability is ensured only when a properly design proportional- derivat 
ive (PD) controller is used in the output voltage (Vs ) loop. Function control 
is unstable with both proportional and proportional-integral (P1) control- 
lers. 
1.2.2.2 One cycle control 
One-cycle control [19-21] is a non-linear control technique proposed by Professor 
Cuk of California Institute of technology. The technique demonstrated with the 
buck converter is shown in figure 1.7, with the operating principle described as 
follows. 
Figure 1.7: A buck converter with one-cycle control 
A constant frequency clock turns on the transistor at the beginning of each switch-
ing period. The voltage across the diode V3 is integrated and compared with a 
reference voltage As soon as the integration result (V) reaches Vef,  the 
comparator changes its state, turning off the transistor and, at the same time, 
resetting the output voltage of the integrator to zero ready for the operation in 
the next switching cycle. 
The integration of V. in each switching cycle represents the averaged value of V. 
(which is equal to the output voltage) and follows closely the reference voltage 
Vrej. Therefore, with constant 17ref, the output voltage is also constant. One 
12 
Chapter 1 Introduction 
cycle control eliminates the effect of input voltage perturbation within a switch-
ing cycle, but suffers badly from poor load regulation due to no output voltage 
feedback. The technique is thus not suitable for power supply regulation, but is 
often used in power factor correction applications [22]. 
1.2.2.3 Digital control 
In recent years, there has been much research on digitally controlled switched 
mode power supplies [23-26]. The digital controller may be a computer, a mi-
croprocessor or a Digital Signal Processor (DSP), performing control algorithms 
which can range from simple direct duty control [23,24] to averaged current mode 
control [25]. Using software control, the control strategy can easily be changed 
without changes in hardware. The digital controller is also less sensitive to noise 
and to changes in environment such as temperature, ageing components, etc. Be-
cause the implementation of digital control is normally far more expensive than 
its analogue counterparts, it is only favoured in high performance applications, in 
which some auxiliary functions may be necessary and can be easily implemented 
with the digital controller, e.g. in a battery charger in satellite systems [26]. 
The main limitations of digital control are summarised below: 
Errors are rounded as the digital controller is only capable of processing 
data with a finite wordlength. As a result, the variation of duty cycle is 
limited to a specific resolution (not continuously variable). 
It is slower in comparison to the analogue type due to the processor com-
putation time. 
1.2.2.4 Artificial neural networks control 
Artificial Neural Networks (ANN) are well-known for their learning and self- 
organising abilities which allow them to adapt to changes or any uncertainties 
that may develop in the system. These attributes are found to be useful in 
13 
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controlling non-linear systems. A simplified structure of an ANN controller [27] 
is shown in figure 1.8. The input and output of the controller are connected 
input layer 	hidden layer 	output layer 
W iJQ—'1. <ol 
h2 	 wo2 —Y 
Figure 1.8: A simplified ANN controller 
through layers of similar processing elements called neurons. Each neuron has 
multiple inputs and one output and is connected to other neurons through the 
connection weighting. Changing the weighting will alter the behaviour of the 
element and hence the behaviour of the whole network. The goal in designing 
the controller is to adjust the weightings of the network to result in a desired 
input/output relationship. This process is known as training the network. 
The application of ANN to control DC-DC converters has been recently reported 
in [27-31]. Except [31], all works are solely computer simulations. The on-line 
trained neuron ANN boost converter implemented in [31] suffers from a very poor 
dynamic performance, as it takes approximately 10 seconds for the controller to 
track correctly changes in reference voltage. Additionally, the cost associated 
with this implementation is high as it requires a fast, high performance DSP chip 
as well as peripheral systems to realise the operation at high switching frequency. 
This indicates that at present ANN controllers are not yet suitable for power 
supply voltage control applications. 
1.2.2.5 Fuzzy logic control 
Fuzzy Logic Control (FLC) employs heuristic reasoning based on human experi- 
ence of the system to construct the control strategy. Such experience is collected 
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in the knowledge base (or rule base) in the form of linguistic rules using an if-
then conditional statement. Based on the qualitative description of the system 
to be controlled, FLC is suitable for controlling a complex and ill-defined sys-
tem without requiring its detailed mathematical model. The major drawback of 
FLC is that there are no precise criteria to synthesise the control rules and select 
membership functions [32]. 
In recent years, some researchers have introduced FLC to control DC-DC con-
verters. As with neural networks, the application of FLC in DC-DC cdnverters is 
just in its early phase and most of the work [32-34] is mainly based on computer 
simulation. The hardware realisation of fuzzy logic control DC-DC converter has 
been recently described in [35,36]. So et. al. [35] use a fast, powerful TMS320C50 






Figure 1.9: The functional structure of FLC DC-DC converter 
DSP chip to implement FLC shown in figure 1.9. With an execution time of SOns 
per single instruction and a converter switching frequency of 100kHz, only 200 
single instructions are permitted to complete all essential computation in each 
switching cycle. This is just adequate for a primitive algorithm, but not for more 
sophisticated control. The computation power of the FLC implementation in [36] 
is even more limited as a slower microcontroller is used. Above all, the imple-
mentation of FLC reported in these two papers is complicated and expensive, 
yet it does not give a better dynamic performance than conventional analogue 
control. 
15 
Chapter 1: Introduction 
1.2.3 Brief summary of existing control strategies 
In summary, the modern control strategies reviewed in the previous section either 
are still in the very early stages of development e.g. fuzzy logic control and 
artificial neural networks, or have their usage confined to a very limited number of 
applications, e.g. digital control and one-cycle control. At present, voltage-mode 
control and in particular current-mode control (described in section 1.2.1) are the 
two control methods currently used in almost all commercial power supplies. 
It is well-known that current-mode control has a generally superior performance 
over its voltage-mode counterpart, and for most applications a well designed 
power supply incorporating current-mode control yields satisfactory performance. 
Nevertheless, in some applications, such as in radar systems, system performance 
is severely limited by the dynamic response of the power supply to sudden load 
changes. 
In this project, a new control technique specifically for radar power supplies is 
investigated. In order to have a clear understanding of the concept of the proposed 
technique, it is useful first to describe the radar system operation and the load 
characteristics of the power supply in this application. 
1.3 Airborne Radar Systems 
1.3.1 Brief operation overview 
The simplified diagram of a radar system consisting of a transmitter/receiver unit, 
a power supply unit and a radar processor is shown in figure 1.10(a). Controlled 
by the radar processor, the system operation is primarily based on transmission 
of a high power pulse signal (by the transmitter) into space and detection of the 
reflected signal from the target (by the receiver) from which information concern-
ing the target's location, direction and velocity can be derived. The frequency 
at which the pulse signal is transmitted is called the pulse repetition frequency 
(PRF). The receiver can only accept target echoes during the interpulse period 
16 
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Figure 1.10: (a) Simplified block diagram of radar systems (b) Pulse current 
drawn during PRF transmission (c) Equivalent circuit of PRF 
transmission 
i.e. target echoes arriving within the duration of the transmitted pulse will not 
be seen. As a result, a range of pulse widths and PRFs are required in different 
modes, to ensure that the target is not lost. 
The range of frequencies and pulse widths typically used in low, medium and 
high PRF operation is listed in Table 1.12.  The control technique investigated in 
Operation 	Frequency range Pulse widths 
High PRF 80 - 200kHz 	150 - 500ns 
Medium PRF 10 - 25kHz 1 - 3ts 
Low PRF 	less than 10kHz 	5 - 50us 
Table 1.1: The range of frequencies and pulse widths in different PRF regimes 
this project is aimed to be used in radar systems operating in the medium and 
high PRF regimes. 
2 This information is obtained from Mr. Frank Fisher, the chief engineer of the Power 
Conversion Division at GEC-Marconi Ltd., Edinburgh. 
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1.3.2 Load characteristics of radar power supplies 
The transmission of each RF pulse causes a high-peak pulse current to be drawn 
from the power supply. Fortunately, the period of the pulses is very short, a 
maximum of 3ps in a typical medium PRF system. The resulting voltage drop 
during such a short period is negligible and not detrimental to system operation. 
On the contrary, the voltage drop due to the averaged current drawn by a series 
of these current pulses (typically several thousand pulses per operation) could 
affect system operation. 
The operation at a different PRF represents a different load condition for a fixed 
pulse width to the power supply; the higher the PRF, the more average current 
is drawn as shown in figure 1.10(b). This is analogous to having a bank of 
loads (figure 1.10(c)) connected across the output of the power supply, where the 
selection of load is controlled by the radar processor. With n loads in parallel, 
2 - 1 load conditions (or PRF values) are possible. 
Figure 1.11 illustrates how the overall performance of radar systems can be re- 
duced by using a power supply with limited dynamic performance. Transmission 
Outgoing pulses 
Returning pulses 
- 	 - Pre-specified limit vout td
to 
Figure 1.11: illustration of how system performance is limited by SMPS dy-
namic performance 
at a new PRF at time to  draws an increased averaged current, causing the output 
voltage drop. To ensure the correct operation of the receiver, the output voltage 
must return to the specified level before the return of the echo pulses time td 
later; otherwise, the first few returning pulses would have to be rejected. The 
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more rejected pulses means the less accurate target information. Assuming the 
target was 20 miles away from the radar, the output voltage settling time of the 
power supply should be less than 213ts (time used by the signal travelling to 
and returning from the target) in order that no pulses are missed. It is therefore 
critical that the radar power supplies have excellent dynamic performance against 
the load disturbances. 
Conventional current-mode control does not yield satisfactory load transient re-
sponse (as a result many returning pulses have to be abandoned). A new control 
technique for radar power supplies which is capable of giving better transient 
performance is essential. 
1.4 The New Voltage Injection Control (VIC) 
Since the radar processor (a computer) knows precisely when the transmission of 
the PRF pulse stream will take place, a warning signal (shown by the dash line 
in figure 1.10(a)) can be sent in advance to the power supply control circuit to 
initiate a compensation mechanism, in an attempt to minimise transient effects 
when the load change occurs. The compensation can be achieved by forcing the 
output voltage to increase by injecting a small voltage into the power supply's 
control loop (thereby increasing the pulse width of the converter), at some point 
before the load application. The proposed technique is therefore named Voltage 
Injection Control (VIC). 
Th6principle of VIC illustrated for PWM voltage-mode control is shown in figure 
1.12. In figure 1.12(a), after load application, the pulse width of the converter is 
increased by the feedback mechanism, in an attempt to bring the output voltage 
back to nominal value. With the advanced knowledge of load application, a small 
voltage can be injected into the control loop to increase the pulse width of the 
converter waiting for the subsequent load application (figure 1.12(b)). When 
appropriately performed, VIC will result in a significant improvement in the 
output voltage transient response. 
VIC is considered as a disturbance feedforward technique in the sense that the 
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Figure 1.12: (a) Conventional technique: the PWM pulse widens after load ap-
plication (b) With VIC, the PWM pulse widens by before load 
application 
compensation mechanism is initiated upon receiving the advance warning signal 
of load disturbance from the radar processor. Similar feedforward compensation 
techniques based on predictable disturbances to improve plant performance are 
also found in industrial processes [371 and data storage systems [38,39]. The VIC 
technique will be discussed in detail in Chapter 2. 
1.5 Aims of the Research 
This research is to investigate the voltage injection control technique. Aims of 
the research are as follows: 
To study the feasibility of VIC. The principle objective of this study is to 
assess how much improvement in transient response can be achieved with 
this technique, compared to that given by standard control methods. 
To develop a VIC prototype system so that experiments can be conducted 
to validate the objective (1). 
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To establish the VIC design methodology. In order to obtain an improved 
transient response, the magnitude and shape of the injection voltage, and 
when it should be applied, are parameters that must be appropriately se-
lected. A systematic procedure for computing these parameters is therefore 
needed. 
To exploit the advantages of computer simulation in the design and analysis 
of a switching converter with VIC. 
This project was carried out with cooperation from GEC-Marconi Avionics 3, 
Edinburgh. The use of the VIC technique to real radar systems is envisaged by 
the company. 
1.6 Thesis Structure 
The remainder of this thesis is organised into seven chapters: 
Chapter 2 - Voltage Injection Control (VIC) Technique - The principle 
and implementation of voltage injection control are explained in detail. It is 
important that VIC implementation should not affect the pre-defined loop-gain 
characteristics and system stability. This issue is also considered in this chapter. 
Chapter 3 - Prototype Design and Development - The operation of the 
VIC prototype system, consisting of a personal computer (as a radar processor), 
a power supply unit, a programmable switched load and a computer based oscil-
loscope, are described. The detailed design and construction of the power supply 
and programmable load units is also given in this chapter. 
Chapter 4 - Simulation and Modelling - The development of the state-space 
averaged model of a buck converter with VIC and its SPICE equivalent circuit 
model are explained. Also developed in this chapter is the switched model for 
SPICE "brute-force" simulation. Issues concerning SPICE convergence problems 
in brute-force simulation and the appropriate remedies are also considered. 
3The company is a major radar manufacturer in the UK. 
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Chapter 5 - 	Optimisation - In this thesis, optimisation is employed to 
perform two tasks: to design a suitable injection voltage (V) for each load 
change, and to design the power supply compensation circuit. Each of these 
applications is discussed in this chapter. 
Chapter 6 - Results - Results of VIC investigation are presented, including 
those from optimisation design of the power supply compensation circuit. 
Chapter 7 - Discussion - This chapter evaluates the advantages and disad-
vantages of VIC. The discussion on simulation and modelling, and optimisation 
are given. The use of VIC in a power supply system for a future phased array 
radar, and also in other possible applications, is reviewed. 
Chapter 8 - Conclusion - The outcomes of the research are summarised and 
possible future work suggested. 
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Voltage Injection Control (VIC) 
Technique 
As stated in section 1.5, the objective of this work is to propose and investigate 
Voltage Injection Control (VIC), a technique to enhance dynamic response due 
to load change of power supplies in radar applications. Using prior knowledge 
of the forthcoming load condition, the controller increases the pulse width of the 
converter an appropriate number of cycles in advances of the load application, 
allowing considerable improvement in system performance to be achieved. 
By the definition given in [40], VIC is classified as an open-loop disturbance 





Cont oller 	 Power Circuit 




Figure 2.1: A simplified diagram of a switching converter incorporating disturb-
ance feed forward control 
control loop, the feedforward path is provided for a prior warning signal to be 
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sent to notify the controller of the arrival of a load disturbance, so that it can 
start the appropriate compensation for the anticipated effect of that load. The 
VIC prototype realising the system shown in figure 2.1 is detailed in Chapter 3. 
This chapter describes features concerning the operating principles, implementa-
tion, and design considerations of VIC. 
2.1 Voltage Injection Control 
A buck converter with the proposed VIC control circuit is illustrated in figure 2.2. 











Figure 2.2: Buck converter with the proposed Voltage Injection Control 
loop, allowing an externally controlled voltage to be injected into the control loop, 
thereby increasing the pulse width of the converter. The injection of the external 
voltage into the control loop causes a disturbance in the system, which is used to 
compensate for the disturbance caused by a sudden load change. For this reason, 
VIC is considered as a disturbance feedforward compensation technique. 
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2.1.1 Principle of operation 
2.1.1.1 System characteristics under a sudden load change 
When a load is applied, in a conventional system (figure 2.2 with 14=O), the 
extra current demanded by that additional load is initially drawn from the dis-
charging current of the output capacitor, as current cannot be immediately in-
creased from the input due to the presence of the filter inductor. The output 
voltage hence drops below its regulated value, and the error signal, 1/ s , as well 
as the control signal, V0 , will increase (in this case, ½ = ½). V is compared to 
the sawtooth signal at the comparator stage which will consequently widen the 
PWM pulse in an attempt to reduce the output voltage error. 
After passing through the transient state, the converter eventually settles to a 
new steady state and the output voltage is brought back to its regulated value, 
as shown in figure 2.3.' The dynamic response is dictated by the loop gain 
bandwidth, and normally a large number of switching cycles is required before 
the steady-state is regained. 
2.1.1.2 System characteristics under voltage injection (with constant 
load) 
When the injected voltage, 	is applied into the control loop, it is added to Ve 
so that the input to the comparator, 14, is: 
1c = 14 + V-j 	 Equation: (2.1) 
A rise in V0  increases the pulse width and forces the output voltage to rise. V. 
hence decreases, and from equation (2.1), 14 also decreases as V i,j remains con-
stant, resulting in a narrowing of the pulse width of the converter in an attempt 
to reduce the output voltage (as now it is increasing above the regulated value). 
All waveforms presented in this chapter are generated by HSPICE simulating the converter's 
switched model described in chapter 4. 
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Figure 2.3: Dynamic response to a 3A load change (switching frequency = 
100kHz) 
After passing through the transient state, the previous steady state of the con-
verter, before the voltage injection, is reinstalled, as the output voltage is brought 
back to its regulated value. V, reverts to its previous steady-state value, but at 
the expense of V6 being compensated by Vj,j , as shown in figure 2.4. The duration 
of the transient is again dictated by the loop gain bandwidth. 
2.1.1.3 System characteristics under a sudden load change with VIC 
If the timing and magnitude of load application is known in advance, this in-
formation can be used to start a compensation mechanism, the voltage injection 
(figure 2.4), before that load is applied. By injecting an appropriate value of Vj 
in advance of the load application, significant improvement of transient response 
will be obtained. An example of such improvement is shown in figure 2.5, which 
is a simulated result of injecting a voltage of 0.1755V, 60ps in advance of a 3A 
load change. The converter's switching frequency is 100kHz. Compared with 
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figure 2.3, the transient performance has been significantly enhanced. 
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Figure 2.4: Dynamic response to voltage injection (constant load) 
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Figure 2.5: Dynamic response to a 3A load change enhanced by VIC 
For a load rejection (opposite to the load application of figure 2.3), similar im- 
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provement will be obtained if 	is removed 60jis in advance of the load rejection. 
Consequently, the subsequent study and discussion of VIC will be confined only 
to the load application case: similar conclusions can easily be drawn for load 
rejection by considering it as a mirror image of the application of load. 
2.1.2 Control circuit realisation 
The summing circuit in figure 2.2 includes summing and inverting amplifiers as 









Vsaw 	 Inverting Amp. 	Summing Amp. 
Figure 2.6: Circuit Realisation of VIC 
(2.1) (R 1 =R2 ), but with an inverted polarity. Thus, it has to be followed by 
an inverting amplifier. The injection of Vinj is controlled by a computer which 
embraces both timing and amplitude control. This is discussed in more detail in 
Chapter 3. 
2.1.3 Stability considerations 
From the stability point of view, the implementation of VIC should not alter 
the pre-determined control-loop characteristics, otherwise it may lead to an un-
predictable instability. However, the inclusion of the voltage injection circuitry 
(figure 2.6) into the control loop has the potential to change the converter loop 
gain characteristics as shown in figure 2.7. The portion surrounded by the dashed 
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Compensato- 	- 	 - PWM modulator 
V0 
Vref 	
Tm 	T H  
vuj 	 Power stage 
Figure 2.7: Closed-loop control block diagram of VIC converter 
box is newly introduced into the system block diagram due to the incorporation 
of the VIC circuit. The loop gain (TcTm Tp) in figure 2.7 is now adjusted by 
the ratio . If the control loop has already been well designed, this loop-gain 
alteration will alter the converter performance from the expected values, i.e. a 
sluggish dynamic response would be obtained if 	was low, whereas the system 
would exhibit considerable overshoot and ringing if 	was high, and if too high, 
the system would become unstable. To avoid these effects, a unity gain summing 
circuit is used ( = 1), thus leaving the converter performance dependent solely 
on the initial design of the control loop. 
2.2 The Injected Voltage 
The injected voltage (V) is a crucial parameter in determining the resulting 
transient response. If V2 1 is well-suited to the load change, a stringent transi-
ent specification that cannot be achieved by standard feedback control can be 
attained with VIC. 
is described by three variables, its amplitude, injecting time, and shape. In 
mathematical terms, it is expressed as a function containing these variables: 
= F(Amplitucle, Injecting time, Shape) 	 Equation: (2.2) 
Each variable and its implication on the final response is described below. 
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2.2.1 Amplitude of the injected voltage 
A higher injected voltage amplitude causes a higher maximum voltage rise and 
longer transient duration (see figure 2.4). As a result, the amplitude should 
increase with the magnitude of load disturbance. However, it must not be so high 
such that the resulting V exceeds the peak of the sawtooth signal, as this would 
make the control loop temporarily open (it will be permanent if the magnitude of 
was high enough to force V6  to its minimum value). Therefore, the maximum 
magnitude of Vi,j  must be confined to the difference between the peak sawtooth 
signal and the steady-state error voltage at minimum load current (Vemim), as 
shown in figure 2.8. For example, if the peak of sawtooth signal and the minimum 
Figure 2.8: Maximum Vj is determined from the error voltage at minimum 
load current to the peak of sawtooth signal 
error voltage are 3.5V and 1V respectively, the maximum V11 magnitude should 
be less than 2.5V. For a converter to have a good transient response at any 
possible load condition, the magnitude of Vj is usually limited to the resultant 
change of V. the converter would experience when it is subjected to that load 
without VIC. 
In this project, 14 is applied by a computer, the VIC controller, via a D/A con-
verter. The value of Vi,j is stored in the computer memory using 8-bit data format 
(see chapter 3). This finite word length sets the resolution of Vmj, therefore, the 
amplitude of V,,..j is a discrete variable. 
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2.2.2 Injecting time of the injected voltage 
The injecting time is the time interval between the instance of voltage injection 
and load application, as shown in figure 2.9. In this section, it is assumed that 
Load application 
2cycles 
V$aW, VC 	 r 
I 	v• If) 	Icycle 
A 
V_L- -H 	 LV 




Figure 2.9: Illustration of the injecting time definition 
load is applied during the ON period of cycle i. The pulse width can be increased 
one cycle in advance of the load switching by injecting the voltage at the point 
indicated by the arrow in the i - 1 cycle, or two cycles in advance by injecting 
the voltage at the point indicated by the arrow in the i - 2 cycle, and so on. 
Therefore, the injecting time expressed in term of a switching cycle is a positive 
integer: 
tmj = 1,2,3.....cycles 
	 Equation: (2.3) 
It should be noted that Vj can, in fact, be applied anywhere in the region 
labelled by A (or B) for two-cycle (one-cycle) advance compensation, while the 
eventual result is still the same. Here, the definition of injecting time indicated 
by the arrow in figure 2.9 is used. 
Although the preceding definition of the injecting time assumes that the load is 
applied during the ON period, it also holds true for when load is applied during 
the OFF period. However, a slightly discrepancy does exist between the worst 
case scenario, when the load is applied at the beginning of the OFF period, and 
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the optimistic one, when the load is applied near the end of the ON period. This 
discrepancy is examined in detail in section 6.2.4. 
The voltage injection is usually not permitted to take place long before the load 
application, otherwise the initial output voltage rise will become excessive as 
shown in figure 2.10. This rising voltage is named the spike voltage, a transient 
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Figure 2.10: High spike voltage due to long injecting time 
specification newly introduced by 'VIC. Despite a higher spike voltage, the long 
injecting time is likely to result in a smaller voltage drop after load application. 
This demonstrates one of the trade-offs in the process of selecting a suitable Vj 
for any specific load condition, to meet the transient requirements. A compromise 
between these transient specifications has to be reached in the Vi.j design, and 
is further discussed in Chapter 5. 
2.2.3 Shape of the injected voltage 
The two V2j waveforms shown in figures 2.11 and 2.12 had been conceived in this 
project, a ramp and a step. In figure 2.11, Vi,j increases linearly from 0 to the 
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required value over the injecting time interval (slope = j 	e)  causing the 
output voltage to build up at a slower rate than in figure 2.12, hence resulting in 
a smaller spike voltage. However, it produces a larger voltage drop after load is 
applied. 
The step 	was selected and used throughout this work as it is easier to generate 
and control. It should be noted that the result in figure 2.11 can also be achieved 
using a step voltage with a lower magnitude. Therefore, equation (2.2) is now 
redefined as a step function of two variables, the amplitude and injecting time: 
Vinj= Step - function (amplitude, injecting time) 	Equation: (2.4) 
The problem of selecting an appropriate 	in order that the desired transient 
requirement is met for each load condition is associated with the optimisation of 
equation (2.4). Before the optimisation is discussed, the mathematical model of 
VIC is required and is derived in Chapter 4. The developed model is then used 
in Chapter 5 for carrying out the optimisation of Vmp 
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Vinj 
Injecting time 
Figure 2.11: Dynamic response of the linearly increased Vj 
Figure 2.12: Dynamic response of the step V-j 
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VIC Prototype Design and 
Development 
3.1 VIC Experimental Set Up 
This chapter details the design and development of a prototype power supply 
implementing the concept of VIC described in Chapter 2. The system configura-
tion shown in figure 3.1, whose components include a microcomputer, a switching 
load unit, a SNIPS unit, and a computer oscilloscope (HS508), is proposed. It 
is intended to imitate the operating environment of a power supply in a radar 
system (section 1.3), in which the application/rejection of a chosen load in the 
switched load unit represents the beginning/ ceasing of the transmission of pulses 
at a specific PRF. 
The microcomputer is employed as a central control unit, controlling both the 
switching load unit and the injection of l4,j with appropriate magnitude and 
timing for the selected load. The operation of the prototype is best described by 
the flowchart of figure 3.2. 
Design considerations and the construction of each unit in the prototype are 
described in the following sections. 
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a.Load __Load selectionSwitching loadcontrol boardd H508 ' 	' 	' 	 Output Switching load monitoring 
Figure 3.1: Experimental set up to investigate VIC technique 
3.2 Computer 
3.2.1 Hardware 
The microcomputer used is an 80486, 33MHz Personal Computer (PC). The 
interface to the outside world is facilitated by a programmable I/O card based 
on an Intel 8255 chip [41,42]. The card provides three 8-bit ports (A, B, and C) 
each of which can be configured to be either an input or output port by a user 
programme. The card is plugged into one of the vacant slots available on the 
PC motherboard, and obtains power, control, addressing and data signals from 
the computer expansion bus. The outputs from the card (24 I/O lines, 5V and 
ground) are connected to a 37-way male D-type connector to facilitate connection 
with the outside world. 
The computer accesses the interfacing card by its addresses, in which the ad-
dresses of ports A, B, C and a control register are designated to 300h to 303h 
respectively, as shown in figure 3.3. These ports are programmed to perform the 
intended functions by writing the corresponding 8-bit control word to the control 
register. The bit description of the control word can be found in the technical 
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Figure 3.2: The prototype operation flowchart 
manual in reference [41] 
In this work, only ports B and C are used; these are assigned to do the following 
functions: 
• Port B is an output port to control voltage injection, and is connected to 
the D/A converter of the voltage injection circuit. 
• Port C is an output port to control the switched load. 
3.2.2 Software 
As seen in the flowchart in figure 3.2, the communication between the computer 
and the interfacing card is a major part of the programme, as both voltage in- 
jection control and switched load control require data to be sent from the PC 
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Figure 3.3: Simplified diagram of the I/O interfacing card 
through the card. The assembly language' routines have been written to facilit-
ate this low level I/O interfacing, and is incorporated into the main C programme 
written to perform the user interfacing tasks. The compiler used, Borland C++ 
4.0 [43], allows assembly code to be compiled separately from the main C code by 
the Turbo assembler [44]. The resulting assembly language object code is then 
Combined with the C language object code into one working programme during 
the linking process. The control programme is listed in appendix A. 
Brief control programme description 
Before the operations in figure 3.2 can begin, the interfacing card must first be 
initialised by writing a control word to the control register: 
mov dx, 303H 
mov al, 80H 
out dx, a! 
This configures ports A, B, and C as output ports. 
The following is a brief description of the assembly code which performs the 
control algorithm in figure 3.2 
'This is  low-level (or machine-level) programming language and is very powerful for com-
puter hardware control and interfacing. 
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• 	is issued through port B by the execution of the following code: 
mov dx, 30111 
mov a!, OdH 
out dx, al 
• The injecting time is set by the execution of a time delay loop: 




The value loaded into the register cx is calculated from the following formula 
(derived from the execution time of each instruction): 
tmj = .-2—(Sm + 1) 	 Equation: (3.1) 
fails 
where: 
tj is the injection time (in ps), 
flys 
is the clock speed of the computer (in MHz), which is equal to 33MHz 
in this case, 
ii is the number required for the register cx. 
• After the injecting time, a signal is sent through port C to the switching 
load control circuit: 
mov dx, 302H 
mov a!, 50H 
out dx, a! 
• The duration of the existence of the switched load is controlled by the 
following time delay loop: 
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mov hi, 0 
BB: cmp bi, 1 
je 	exit 






• For load rejection to be controlled in a similar way, 	is removed in 
advance of the load rejection: 
exit: mov dx, 301H 
mov al, 0 
out dx, al 




mov dx, 	30211 
mov a!, 	0 
out dx, 	a! 
In radar systems, the computational power of the radar processor is mostly spent 
on processing the received signal, and therefore the available computing power 
is limited. To incorporate the voltage injection control routine into the radar 
control programme, it is very important that the length of the routine is kept as 
short as possible. With the assembly language, the length of the voltage injection 
control routine can be easily optimised. 
3.3 Power Supply Unit: Voltage Mode Control 
In chapter 2, VIC has been demonstrated in a converter employing voltage-mode 
control; nevertheless the principle may equally well be applied to a power supply 
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using current-mode control. Although the main emphasis in this project is an 
investigation of VIC in a system using voltage-mode control, the prospect of 
applying VIC with current-mode control is also examined. 
Hence, two prototypes, one based on each control method, have been developed 
and are detailed in this section. 
3.3.1 Power circuit board 
The buck converter in figure 3.4 operating in Continuous Current Mode (CCM) 
was designed to meet the following specifications: 
Input voltage, V = 30V ± 10%, 
Output voltage, V. = 15V, 
Maximum output ripple, Vrjppig < lOOmV 
Minimum output current, = 0.75A, 
Maximum output current, 'omax = 5A. 






M5R1045 	 R=20 Q 
30V t 10% 	
IfI 
Figure 3.4: Buck power circuit of VIC with voltage-mode control 
For a converter to operate in CCM, the value of inductor must satisfy the following 
condition {45]: 
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where: 
V* is an effective output voltage, equal to an output voltage plus a voltage drop 
in the circuit; the value of 15.7V is assumed in the design. 
'ripple is the ripple current in the inductor which is equal to 
Thus, the value of inductance must be greater than 49pH. The chosen filter in-
ductor L=50p11 satisfies the above condition, and is fabricated using a Ferroxcube 
ETD core. 
The filter capacitor is calculated following the formula: 
C> V
0T 2 (1 - Dmim) 	 Equation: (3.3) 
SVrippi e L 
Thus, a capacitance greater than 20jiF is required. 
The capacitor has an Equivalent Series Resistance (ESR), whose value is determ-
ined from: 
ESR< 
Vrippie 	 Equation: (3.4) 
'ripple 
Thus, an ESR less than 66ml is required. 
The chosen 470iF, ESR=0.027Q low impedance electrolytic capacitor satisfies 
both equations (3.3) and (3.4). 
The semiconductor devices were deliberately overrated to give reliable operation: 
an 1RF740 (400V,10A) power MOSFET and a MBR1045 (45V,1OA) diode were 
chosen. 
The input voltage to the circuit is taken from a variable DC voltage power supply 
(0-35V, 8A) and is set to 33V. The output resistor is 2012, thus establishing a 
standing load current of 0.75A. 
The circuit is assembled on a double-side PCB which was designed to ensure 
minimum connection length between circuit components. A large copper area 
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was left on both side of the board as a ground plane to attenuate noise in the 
circuit. 
3.3.2 Control circuit board 
A full circuit diagram of the control board consisting of control (figure 3.5(a)) 
and driver (figure 3.5(b)) stages is depicted in figure 3.5. Similar to the power 
circuit board, the circuit is built onto a double-side PCB with a large ground 
plane on both sides. The functional details of each stage are described below: 
Control stage 
Voltage-mode control is implemented using a UC3524A, a voltage-mode control 
chip from Unitrode [4]. The converter switching frequency is programmed by 
Rt and Ct  connected respectively at pins 6 and 7 of the chip according to the 
approximate formula: 
= 1.18 	 Equation: (3.5)
RtCt 
where R, Ct and f are in kQ, tF, and kHz respectively. 
To implement voltage injection control, a summing circuit is included between 
the error amplifier and the voltage comparator. This is done by disabling the 
error amplifier inside the chip (by connecting it as a unity gain buffer, with pin 1 
connected to pin 9 and pin 2 connected to ground), and instead, using an external 
error amplifier (LM741). The converter's output voltage is fed back to the error 
amplifier through a resistive divider chosen to give a gain of 0.16. This implies the 
reference voltage must set to 2.4V in order to achieve a regulated output voltage 
of iSV. The error amplifier is compensated by a two-pole, two-zero compensation 
circuit, with component values selected by the optimisation design described in 
Chapter 5, in order to give a good dynamic response to load changes. 
Receiving its input from port B of the interfacing card, the 8-bit D/A converter 
(ZN428E-8) converts the digital Vij to the equivalent analogue value. Vmj is 
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Figure 3.5; VIC with voltage-mode control board: (a) Control circuit (b) Driver 
circuit 
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then fed into one of the inputs of the summing circuit, comprising a summing 
amplifier (LM741) and an inverting amplifier (LM741). The resolution  of the 
ID/A converter is 19.5mV, and the control range of V2 is available from 0 to 
4.9725V. 
The output from the summing circuit (Vs) is connected to the comparator inside 
the UC3524A through pin 9, and the output PWM signal is obtained at pin 13. 
Driver stage 
As shown in figure 3.5(b), the complementary buffers (CD4049 and CD4050) are 
employed to drive the power MOSFET through a 1:1 isolation transformer. The 
buffers increase the current capability of drive signal to a level sufficient to supply 
the gate current required by the MOSFET gate-source capacitance at switch-on 
and switch-off. 
On the transformer secondary, further components are necessary to create a sat-
isfactory switching waveform at the MOSFET gate [46]: 
- 150f1 resistor across the gate-source of the MOSFET to attenuate ringing 
at the gate, due to resonance with the lead inductance. 
- Two Zener diodes back-to-back provide protection against transient voltage 
spikes from punching through the gate-source junction of the MOSFET. 
- loll resistor in series with the gate to dampen ringing with the secondary 
of the pulse transformer. 
The gate drive signal is shown in figure 3.6. 
2 The resolution of a D/A converter is defined as the difference between any two consecutive 
values at the output, or equal to the LSB. 
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Figure 3.6: PWM gate drive signal 
3.4 Power Supply Unit: Current Mode Control 
The prototype is adapted from the voltage-mode control board by incorporat-
ing features essential in current-mode control i.e. a current sensing resistor in 
the power circuit, a stabilising ramp signal, and the current-mode control chip. 
Hence, in this section, these extra features are emphasised. 
3.4.1 Power circuit board 
A buck converter operating in CCM with the following specifications was built to 
validate the capability of VIC in a system using current-mode control (figure 3.7): 
Input voltage, V = 20V + 10%, 
Output voltage, V. = 5V, 
Maximum output ripple, Vr jppie < lOOmV, 
Minimum output current I0mm = 1.25A,  
Maximum output current, 'omax = 5A. 
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A switching frequency of 50kHz was chosen. 
XRFS4U 	
L=35 )IF 
ESR OZ =0.027 
20V t 10% 	
A MB R 1045 
c=oso JPIF 
R5 =0.lfl 	V 
Figure 3.7: Buck power circuit of VIC with current-mode control 
Following the same criterion used in designing the power circuit board in sec-
tion 3.3.1, the MOSFET, diode and output filter were chosen as illustrated in 
figure 3.7. The standing load current is fixed at 1.25A by a 4Q output resistor. 
The switch current is sensed by a 0.lf resistor, which was chosen to give a large 
sensed voltage (for noise immunity) while minimising power losses. 
Because of the position of the sensing resistor, the signal ground' must be at the 
output, instead of at the input as previously used in the power circuit board of 
the voltage-mode system (section 3.3.1). 
3.4.2 Control circuit board 
The voltage injection and driver circuits used are similar to those in the voltage-
mode control board. The current-mode control board, however, employs a dif-
ferent control chip and error amplifier compensation scheme, and requires slope 
compensation to prevent instability for duty ratios greater than 0.5 and subhar-
monic oscillations. These extra features are shown in figure 3.8. 
The current-mode control is established using a UC3846, a peak current-mode 
control chip from Unitrode. The converter switching frequency is programmed 
3 Signal ground is a reference signal for various signals in the control circuit 
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Figure 3.8: VIC with current-mode control board: (a) Current-mode control 
chip, switch current inverter and slope compensation circuit (b) Er-
ror amplifier and compensation circuit 
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where R, C, and f are in kQ, iF, and kHz respectively. 
The sensed switch current (1's) is fed back to the current sense amplifier inside 
the chip (pins 3 and 4) through an inverting amplifier, forming an inner current 
loop (in addition to the main voltage loop). The inverting amplifier is required 
to invert 1/8 , which is negative due to the position of the signal ground before 
feeding it to the current sense amplifier. A small RC filter at the output of the 
inverter amplifier is employed to reduce any noise in the sensed current waveform 
to an acceptable level 471. 
The slope compensation signal is generated from the oscillating ramp signal at pin 
8 of UC3846. By feeding the signal to a buffer transistor (2N2222), an adjustable 
slope signal controlled by the variable 1k1 resistor is obtained at the collector of 
the transistor. This slope signal is then added to the sensed switch current at pin 4 
of the UC3846, accomplishing the slope compensation scheme and thus extending 
the stability range of the converter to above 50% duty cycle [9, 11,48,49]. 
Unlike voltage-mode control, the power stage of the switching converter employ-
ing current-mode control exhibits a single-pole frequency characteristic, hence 
easing the control loop compensation. In theory, closing the loop will produce a 
stable system with no additional compensation: however, in practice the excess 
gain at half the switching frequency can cause subharmonic oscillation. There-
fore, the pole-zero network consisting of R=lOkII and C=0.033pF is used to 
reduce slightly the high frequency gain and cross-over frequency to ensure system 
stability. 
3.5 Switching Load 
The circuit configuration of the load is depicted in figure 3.9. Three resistive 
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Load A JE Load C VO + 	IcG4G4E 	 E 
Figure 3.9: Switched load circuit configuration 
loads, each of which is in series with an IGBT, are connected in parallel across 
the output terminals of the converter. The ICBT acts as an electronic switch, 
and is turned ON by applying an appropriate voltage to its gate terminal. 
The switching load is controlled by the PC through the control circuit shown in 
figure 3.10. The load selecting signal sent by the PC through the three uppermost 
bits of port C of the interfacing card (PC5,6,7) is first decoded by a 3-to-8 decoder 
circuit (74LS138 and 74LS04). The decoded signal is then mapped to the selected 
loads by the circuits comprising OR gates (74LS32's) and AND gates (74L508's), 
giving a TTL high-level voltage to the target driver circuits. This high-level 
voltage is boosted to 15V by the buffer (74LS17) and input to the high current 
driver chip (HV500), which produces a voltage of approximately 9V at the output, 
high enough to drive the IGBT into hard saturation. 
Regarding the arrangement shown in figure 3.9, seven different load combinations 
(excluding no load) are possible, and are listed along with their associated control 
code in Table 3.1. 
3.6 Transient Waveform Recorder HS508 
In this project, all waveforms obtained from experiments are captured by HS508, 
a computer oscilloscope from TiePie Engineering [50]. Connected to a PC printer 
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Figure 3.10: Switched load control circuit 
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A  100 
A  101 
B&C 110 
A&B&C 111 
Table 3.1: Switched load and the selecting code 
port, the oscilloscope working under software control can perform four measuring 
functions: a storage oscilloscope, a spectrum analyser, a voltmeter and a transient 
recorder. Measured waveforms are displayed on the computer screen and are 
controlled by various display control options at the bottom of the screen as shown 
in figure 3.11. 
nU 
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Figure 3.11: Computer display using the HS508 
Experimental results given in Chapter 6 are measured using the oscilloscope op-
erating in the storage mode. In this mode, a waveform is sampled at a frequency 
determined by the following formula: 
Sampling frequency = 	
50 
Equation: (3.7) 
selected time base 
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This gives 15,000 samples of data that can be saved into a file. 4 The waveform 
displayed on the computer screen is reconstructed from this data by drawing a 
line between the adjacent samples. The range of the time base is from 0.2sec/div 
to 2ps/div (18 values) i.e. the sample is taken at every 4ms interval (the sampling 
frequency = 250Hz), if the time base is set to 0.2sec/div. 
Due to the digital sampling, aliasing can occur when too low a sampling rate 
is chosen. To avoid this, the sampling frequency must be at least twice the 
maximum frequency of the input signal as stated by the sampling theorem [511. 
For example, to capture the output voltage containing a 100kHz ripple, the time 
50 
base selected must be no more than 20HZ =0.2ms/div. 
The photographs of the prototype power supply including VIC with voltage-mode 
control and that with current-mode control are shown in figures 3.12 and 3.13 
respectively. 
4 The file contains 15,000 lines and 4 columns of data (No. of samples, x-axis, channel 1, and 
channel 2). A result is obtained by plotting data in channel 1 (or 2) against the x-axis using 
plotting packages such as Excel, Gnuplot. 
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Figure 3.12: Prototype VIC with voltage-mode control 
Figure 3.13: Prototype VIC with current-mode control 
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Simulation and Modelling 
This Chapter discusses two modelling approaches, an averaging method and a 
state-space representation method, that have been adopted to model the VIC 
converters in this project. In the averaging method, the converter power cir-
cuit as well as its voltages and currents are averaged to produce an averaged 
circuit model. Hence, any prediction from the averaged model represents only 
the averaged behaviour of the converter, and disregards high frequency ripple 
information contained in the real voltage and current waveforms resulting from 
switching. The averaged model provides fast and efficient means of simulation 
and is most favourable in the study of the converter overall performance (e.g. 
transient performance). 
On the other hand, the state-space representation method (simulation using this 
technique often known as brute-force simulation) regards the switching converter 
as a time-varying linear system, in that the power circuit configuration of the 
converter changes as a function of time and is described by a set of linear dif-
ferential equations in each topological mode. During the simulation process, 
the task of the simulator includes the determination of the switching instant 
and the solution of linear differential equations associated with each topological 
mode. Because instantaneous voltage and current values in the circuit are be-
ing tracked, the resulting voltage and current waveforms contain high frequency 
switching ripple resembling that obtained from the real converter. However, the 
state-space method is computationally intensive and yields excessive simulation 
time compared to the averaged model. Thus, it is preferred only in the analysis 
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where detailed cycle-by-cycle information is of importance (e.g. snubber circuit 
design). 
In this work, the mathematical model of switching converters with VIC for use in 
Vi,j  optimisation is developed following the averaging approach, whilst the model 
developed for brute-force simulation' is used to study the response discrepancy 
due to the voltage injection at different timepoints in a particular cycle (discussed 
in Chapter 6). In this Chapter, the averaged model of buck VIC regulators 
using both voltage- and current-mode control are derived using the state-space 
averaging technique, as well as their SPICE equivalent circuit implementations. 
The development of state-space model for brute-force simulation and its SPICE 
implementation is covered in the later part of this Chapter. 
4.1 Averaged Model 
Averaging techniques are broadly categorised into two main classes following the 
procedures used in the derivation of the model. The first category of averaging 
methods is based on the direct average of a set of state-space equations that de-
scribes a system behaviour over a switching period. Briefly, the averaged model is 
obtained by taking a weighted average of the system matrices, where the weight-
ing factor is  function of the duty ratio. Examples of this class are the state-space 
averaging technique [3,52] and its derivatives [53-59]. Reference [54,55] gives a 
rigorous mathematical background of averaging theory. It should be noted that 
the state-space averaging technique can be applied to model only PWM switching 
converters; for modelling a converter employing other switching techniques, such 
as soft switching, the averaging technique given in reference [57] is suitable. 
Another approach, namely a circuit-oriented approach, is based on the identi-
fication of a three-terminal non-linear block in the converter power circuit, and 
the replacement of this circuit block by its equivalent averaged model established 
from the mathematical relation of the averaged currents and voltages between the 
three terminals. The PWM switch model [60-62] as well as its derivatives [63-66] 
'Note that all waveforms illustrated in Chapter 2 are results given by the state-space model. 
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and the switched inductor model [67,68] are examples of this class of averaging 
technique. The PWM-switch averaged model of a buck converter is illustrated 
in figure 4.1 (for the switched inductor model, the inductor is included in the 
nonlinear circuit block). 
Figure 4.1: PWM-switch averaged model of buck converter 
When properly implemented, these two averaging approaches lead to models 
that produce identical results [64, 67, 69]. The state-space averaging approach 
is, however, preferred in this project because it offers a more systematic way to 
achieve the final averaged model. 
4.2 State-space Averaging Technique 
The state-space averaging technique has been widely used in DC-to-DC converter 
modelling since it was first published by Middlebrook and Cuk in 1976 [52]. In 
essence, the technique entails the transformation of a converter which is non-
linear because of the switching action in the circuit, into an eventual linear circuit 
model through the modelling process illustrated in figure 4.2. It can be concisely 
described as follows: 
1. For a converter operating in CCM, there exists two different power circuit 
topologies within a switching cycle: one is when the main switch is conduct-
ing (ON state), and the other when the diode is conducting (OFF state). 
The state equations governing the behaviour of each circuit state must first 
be written (figure 4.2(a)). 
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State-space description 
ON state: 	OFF state: 
,i =Ax+B1v 	x 
y=Cffx 	Y=CrX 
a 
Large-signal averaged model 
= Ax + Bvi 
y = CT, 
A = dA1+d'A2 
B = dB1 +d'B2 
cT = dCT ~ dFCT 
1 	2 	b 
Small-signal purturbation 
d = DA 
d'= 
=x+Q 
Y _ y -i-9 
vi =M+0i 
C 
Final state-space averaged model 
Steady-state model: 
AX+BV1 =O X = - A1BV; y = cTx 
AC small-signal model: 
9 = +BOi 	A2)X +(B- B 2)v]a 
9 = CQ+(Cc)xâ 
d 
Canonical circuit model: 
V.
Mdl1 Re LecR 
ControL 	Dc-to-Dc 	Low-pass filter 
Function 	conversion 
C 
Figure 4.2: State-space averaging procedure for switching converters operating 
in Continuous Conduction Mode (CCM) 
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These two sets of state equations are then averaged over a switching period 
(T) by weighted averaging the ON and OFF state matrices using the duty 
ratio as shown in figure 4.2(b). The result is a single set of state equations: 
a large-signal averaged model, which represents the averaged property of 
the two switching networks. 
By introducing signal perturbations (figure 4.2(c)) into the large-signal 
model (figure 4.2(b)), and assuming the small-signal variation (magnitude 
of the pertubating variables is negligible compared to their DC values), 
the resulting equations become linear (figure 4.2(d)) (after neglecting the 
non-linear term). The steady-state and dynamic characteristics of the con-
verter are described by the steady-state and small-signal model respectively. 
These two models are very useful in feedback control loop design. 
From the AC small-signal model, a linear equivalent circuit denoting the 
canonical circuit model (figure 4.2(e)) can be derived. The equivalent circuit 
is unified for all three basic converters (buck, boost and buck-boost), but 
has different circuit parameters. 
The justification of representing the switched networks (figure 4.2(a)) by the 
averaged model (figure 4.2(b)) relies on the effective output filter pole (fe) being 
much lower than the switching frequency (f3 ). In other words, the averaged model 
will accurately represent the averaged behaviour of the converter when its output 
ripple voltage is very low [52], as: 
20 	 Equation: (4.1) 
0 	2 
In SMPS design, it is normally desirable to have a low output ripple voltage; for 
example an output ripple voltage less than 1% of the nominal value is common-
place. Replacing the converter by its averaged model is therefore justified. 
The large-signal averaged model in figure 4.2(b), together with the mathematical 
model of the control law developed in sections 4.3.2 and 4.3.3, form an averaged 
model of closed-loop converters which is used for the Vj j optimisation addressed 
in Chapter 5. 
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4.3 Formulation of Mathematical Model of a Buck Con-
verter With VIC 
4.3.1 Power stage 
The buck converter (including circuit parasitics) shown in figure 4.3 (a) is assumed 
to be operating in CCM. With R >> r + rt, r and rL can be approximated by 
R only. Since the converter is a second order system, two state variables are 
necessary in formulating the state equations: here, capacitor voltage (v) and 




rL 	L 	 rL
L 
TV 	 7 
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Figure 4.3: (a) Buck power circuit including parasitics (b) ON-state buck power 
circuit (c) OFF-state buck power circuit 
Following the procedure outlined in figure 4.2(a), the state equations for the ON 
and OFF state conditions must be formulated. 
For the ON state (the circuit in figure 4.3(b)): 
Dif 
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di 	'I I_(r+rL)flhIIjI 	li_I Idt _I 	L 	L 	
I+IT 	
Equation: (4.2) 
Idv 	I 1 	.ijjvj 	Lo L 
	
1 [ z 1 
j 	
Equation: (4.3) Vo_{r ill 	I [v 
And, for the OFF state (the circuit in figure 4.3(c)): 
r 	r-(T± 	-11 1I 	: (4.4) IdtII 	L LI1 	+ Equation
dv I 	I I 	L I v 
[?J [ 	C CRJ 
zi 
V0 = [ r i] [ 
	
I Equation: (4.5) 
vj 
Equations (4.2) and (4.3) can be rewritten in the standard state-space form as: 
x= Aix + B1V, 	 Equation: (4.6) 
V0 = C1x 	 Equation: (4.7) 
Similarly, the standard form of equations (4.4) and (4.5) are: 
x= A 2 x + B2 V, 	 Equation: (4.8) 
V0 = C'x 	 Equation: (4.9) 
where, 
I —(r+rL) ni 1 
A1 = A2 = L 	L I 	 Equation: (4.10) 
a 
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CT  = C" = [ r 1 ] 	
Equation: (4.13) 
Next, equations (4.6) to (4.9) are averaged over a switching period (T), following 
the procedure in figure 4.1(b): 
±= (dAt + d'A2 )x + (dB1 + d'B2 )v1 	 Equation: (4.14) 
= (dCT + d'C")x 	 Equation: (4.15) 
Substituting equations (4.10) to (4.13) into equations (4.14) and (4.15) with d + 
= 1, a large-signal state-space averaged model of a buck converter eventually 
results: 
	
rd 1 I____ dtII 	L 	Es11 	I+1Ld14. 	Equation: (4.16) 








Equations (4.16) and (4.17) are a non-linear continuous time model representing 
the average behaviour of the networks depicted in figures 4.3(b) and 4.3(c). The 
equations are non-linear because they contain the product of d and 14,  both 
of which are dynamic variables. The solution of equations (4.16) and (4.17) 
simulated by HSPICE [70] is illustrated in figure 4.4, where the multiplication 
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Figure 4.4: Simulation of buck power stage using SPICE 
of two dynamic variables is handled by the use of non-linear controlled sources. 
The SPICE-based implementation for simulating the converter performance is 
described in detail in section 4.4. 
In closed-loop simulation, the variable d is determined by the control law which 
relates d to the output voltage and some variables in the control loop discussed 
in the next section. 
4.3.2 VIC with voltage-mode control 
The mathematical model of VIC in a SNIPS with voltage mode control is derived 
from the mathematical relationship between various elements in the control loop 
as illustrated in figure 4.5(a). In the figure, the power stage is now represented by 
equations (4.16) and (4.17), and the output voltage (equation (4.17)) is fed back 
through a gain block Gd, which practically can be a resistive divider, to scale V. 
down to an appropriate value 1<'. Hence, 
= GV0 	 Equation: (4.18) 
The output of the error amplifier is given by: 
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Figure 4.5: (a) Mathematical model of closed-loop switching converter with VIC 
voltage-mode control (b) Injected voltage (c) Voltage-mode control 
PWM modulator 
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Z2 (5) 






Ve = error voltage. 
Vrej = reference voltage. 
- gain of error amplifier. 
Zj (s) - 
It should be noted that the gainis given in the s-domain for ease of present- Z' ( S) 
ation. In the time-domain simulation, this value is automatically calculated by 
SPICE from the given compensation circuit component values. 
l4j (previously defined in equation (2.4)) is mathematically a step function of 
two variables (figure 4.5(b)): amplitude, and injecting time, and is expressed as: 
= Au(t - 
	 Equation: (4.20) 
where, 
u(t - 	= a unit step function at time tj,j 
A = amplitude of Vj 
tj is the injecting time defined previously in section 2.2.2 
The output of the summing circuit, V, is thus equal to: 
V = Ve + Au(t - 
	 Equation: (4.21) 
The PWM modulator compares V to the sawtooth signal whose minimum and 
maximum values are E. and V. respectively, giving the duty ratio (figure 4.5(c)): 
V—E0 
- Vm EO 
Equation: (4.22) 
Substituting equations (4.19) and (4.21) into equation (4.22), the VIC voltage-
mode control law is obtained as: 
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d 
= 	)(VreJ - Vi) + Au(t - td) - 	
Equation: (4.23) 
VmEO 
Equations (4.16), (4.17) and (4.23) therefore form a model of the closed-loop buck 
regulator with voltage injection control. 
4.3.3 VIC with current-mode control 
The diagram of a switching converter with VIC current-mode control law is il- 
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Figure 4.6: (a) Mathematical model of closed-loop switching converter with VIC 
current-mode control (b) Current-model control PWM modulator 
former equations (4.16) to (4.21) are applicable here. The mathematical model 
of the modulator block is, however, more complicated than the previous voltage- 
mode control. It can-be derived from figure 4.6(b) which relates the steady-state 
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control signal V,, and sensed inductor current iR 3 to the duty cycle d. It should 
be noticed that V. is compensated by the slope signal M to ensure stability. From 
figure 4.6(b), the following relation is obtained [71]: 
VC - MdT - M1dT = iR 3 	 Equation: (4.24) 
Or, 
- iR 
d= T(M m l ) 
Equation: (4.25) 
where: 
M1  is the slope of the inductor current during the ON state, equal to R. (v 
12v0 ) 
for a buck converter (in amp/second). 
M is the slope of the slope compensation signal (in volt/second). 
R3 is the gain associated with current sensing. 
The VIC current-mode control law is finally obtained by substituting equation 
(4.21) for V0 into equation (4.25): 
- V0 ) + Au(t - td) - iR8 	
Equation: (4.26) 
T(M+f)  
In the next section, the development of SPICE equivalent circuit models of a 
closed-loop voltage-mode VIC converter (equations (4.16), (4.17), and (4.23)), 
and current-mode VIC converter (equations (4.16), (4.17), and (4.26)) are presen-
ted. 
4.4 SPICE-based Implementation 
SPICE, a standard circuit simulation program, is being used increasingly in mod-
ern electronic circuit design. With an appropriate circuit model, circuit perform-
ance can be accurately validated without requiring to breadboard a test circuit, 
thus facilitating the design process. 
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Because of switching actions in the circuit, modelling power electronic systems 
normally results in non-linear/complex mathematical relations. Therefore, suit-
able modelling packages must provide an easy means for handling such tasks. 
With SPICE, non-linear modelling is facilitated through non-linear controlled 
sources, which are available in four different forms as illustrated in figure 4.7. 
These controlled sources define a function which can be either linear or polyno- 
Voltage-Controlled voltage Source 
(VCVS) 
nc+• • 11+ 
	
VC 	 + V=f(Vc)=E 
nc-• 	 Sn- 
Voltage-controlled current Source 
(VCCS) 
nc+• 	 . n+ 
if(VG 
nc- 



















 4.7: Four types of SPICE controlled sources 
mial (non-linear). The polynomial functions are specified by a set of coefficients 
Po , F1 , F2 , ..., F, . The meaning of each coefficient depends upon the dimension 
of the polynomial and is described in most SPICE text books [72,73]. An example 
of using controlled sources to model the multiplication of two variables is given 
in figure 4.8. Controlled sources are immensely useful for modelling the func-
tions of analogue and digital blocks such as gain stages, operational amplifiers, 
power converters, and many others. The application of SPICE controlled sources 
to perform basic mathematical operations (e.g. division) and more complicated 
problems (e.g. transfer function modelling) is reported in [74-79]. 
Modelling the preceding mathematical formulas (equations (4.16), (4.17), (4.23) 
and (4.26)) using SPICE requires suitable selection of SPICE circuit compon-
ents and their connection. The equivalent circuit model of the closed-loop VIC 
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E n-i-n- POLY(2) nx-i-nx-ny+ny- 0 00 0 1 
Figure 4.8: Use of VCVS to model the multiplication of two variables 
converters to be described next are adapted from the works in 	[80] and [81] 
respectively, by including the voltage injection control block into the original 
models. 
4.4.1 SPICE model of the buck power stage 
The SPICE equivalent circuit model of the buck power stage described by equa-
tions (4.16) and (4.17) is shown in figure 4.9. As a result of circuit averaging, 
the MOSFET and diode in the power circuit (figure 4.3(a)) are replaced by a fic-
titious DC-to-DC transformer whose function is to step down the input voltage 
Vi by the ratio d, presenting voltage dV to the output filter circuit. The SPICE 
circuit model of the fictitious transformer together with its associated netlist are 
illustrated in figure 4.9(b). The transformer action with a transfer ratio d is 
performed by the VCCS Cl and VCVS El. The circuit netlist of the fictitious 
DC-to-DC transformer is written under the subcircuit named PWMBCK. 
In order to achieve a realistic performance, the circuit component values used in 
figure 4.9 (see the netlist given in Appendix 132) must correspond with those in 
the prototype, i.e. the values of L, C, r0 , and R are measured values, and r, is 
an approximated lump value including inductor resistance, the averaged value of 
the ON-state resistance of the MOSFET and diode, and circuit interconnection 
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Figure 4.9: (a): SPICE circuit model of the buck power circuit (b): Fictitious 
DC-to-DC transformer model 
resistance. The Value of the input stimulus TA is the same as that used in the 
practical experiments. 
4.4.2 SPICE model of VIC with voltage-mode control 
The SPICE implementation of the VIC voltage-mode control described by equa-
tion (4.23) is realised by the circuit model shown in figure 4.10. 
The error amplifier (the circuit surrounded by the dash line) is modelled by passive 
components (R's and C's), two diodes, and a non-linear controlled source, CE. 
The current source CE, which is controlled by the voltage difference between 
nodes 2 and 1, together with REQ and CEO define the error amplifier functions. 
Under DC operating conditions, the voltage at node 3 is given by: 
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Figure 4.10: SPICE circuit model of VIC voltage-mode control 
V3 = Ve = KREO( 	- V) 	 Equation: ( 4.27) 
where KREO is the error amplifier open-loop gain. 
The error amplifier cut-off frequency is determined by REQ and CEO according 




Equation: ( 4.28) 
Once a compensation circuit is connected, the error amplifier operation previously 







where" ()  is the new error amplifier gain due to the compensation circuit and is 
automatically calculated by SPICE from the compensation circuit description. 
The voltage excursion of V3 is limited to a pre-defined band by the voltage limiter 
circuit, consisting of diodes and voltage sources, in which VEMIN and VEMAX 
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specify respectively minimum and maximum values of V3 . The inclusion of the 
limiter circuit introduces non-ideality into the error amplifier model making it 
more realistic (the voltage excursion of a real operational amplifier is limited by 
its output capability and can be found from the data sheet). 
The current source GPWM, which has a current gain set to (v1E)'  performs 
the addition of the voltage at node 11 (V1) to the voltage across Rc (equal to 
14 - EL,). Hence, the voltage node 7, a product of current GPWM and RPWM, is 
equal to: 
= V7 = RPWMGPWTVI RPWM[(VC 
- E0 ) + V, 3 } 
Equation: (4.30) 
(Vrn - E0 ) 
The value of V7 is bounded to the required range (VOMIN and VOMAX) by the 
limiter circuit connected to node 7. Finally, a controlled voltage source ED is 
employed to scale down 141 by the ratio RPWM'  giving the duty ratio (d) equal to 
equation (4.23) at node 10. 
The circuit netlist of VIC voltage-mode control is written under the sub-circuit 
named VICVM, which is included in the netlist in Appendix BI. The VICVM 
sub-circuit has external node connections as follows: nodes 1,2,3 are inverting, 
non-inverting and output pins of the error amplifier respectively, node 11 is an 
input for the injected voltage which is an independent pulse voltage source, and 
the output d is given at node 10. 
The VICVM circuit model, together with the circuit model of the power stage in 
figure 4.9, complete the SPICE model of a closed-loop buck VIC converter shown 
in figure 4.11. In the figure, the resistors i'dl and Td2  form the resistive divider 
sensing the output voltage (the gain block Gd in figure 4.5). The chosen compens-
ation circuit is constituted of passive components r1, Tc2, r3, c01, and c, 1 , whose 
component values are designed in Chapter 6. The dash box containing a large 
inductor (L ac=1GH) and capacitor (C ac=1GF), and the AC stimulus source is 
included when performing an AC open-loop analysis e.g. the loop gain frequency 
response. Large values of and C., allow the AC analysis to be performed 
at the closed-loop DC operating point, and the loop gain frequency response is 
1• 
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obtained at node 12. The completed circuit netlist is given in Appendix Bi. 
Figure 4.11: SPICE model of a closed-loop buck converter with VIC voltage-
mode control 
4,4.3 SPICE model of VIC with current-mode control 
The SPICE equivalent circuit implementing VIC current-mode control (equation 
4.26) is shown in figure 4.12. The error amplifier model is the same as that used 
previously in the voltage-mode control, thus the error voltage V3 is expressed by 
equation (4.27). V3 is added to Vi,j  from node 11 by the controlled source 
giving at node 6, V6 = V3 + 14. 
The switch current from the power circuit, equal to iR1 (Ru is the value of sensing 
resistor) is sensed through node 19, Vjcj = iR1. With the UC3846 control chip, 
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Figure 4.12: SPICE circuit model of VIC current-mode control 
the sensed current is amplified by three by the current sense amplifier inside the 
chip before comparing it to V at the comparator. This is accomplished by EGAMP 
which multiplies 14 9 by three, such that at node 14, V14 = 3iR1j = iR3 , where 
= 3Ru. 
The numerator of equation (4.26) is produced by ENUM which subtracts V14 from 
176, hence at node 12: 





- V0 ) + Au(t - td)- iR, Equation: (4.31) 
EM, multiplies the voltage between nodes 17 and 18, which is equal to V - V0 , by 
a gain 2t, yielding V 
= TR,(—V 0 ) = , where M1 = R,w—vo) Connected2L 2
in series with EM1 is VM, which is a DC voltage source with a constant value of 
MT. Thus at node 16 (the denominator of equation (4.26)): 
V16= MT + MIT = (M + 111 )T
Equation: (4.32) 
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GPWM is set equal to the voltage across RDIV (equal to V12 - V10 V16 ), 
and at 
node 7, V7 = GPWM.RPWM, where RFWM is set to 100MQ V7 is then scaled 
down by a factor of 100 by ED, resulting in the duty ratio at node 10: 




(Vu - V10 1716 ) = 106 ( V12 - V 10 V15 ) 	Equation: (4.33) 
Or, 
V10 
 = V12 - V10V16 	 Equation: (4.34) 
The term j is then approximately zero. Substituting (4.31) and (4.32) into 
(4.34), the duty ratio, d, finally becomes (4.26). 
The circuit netlist for VIC current-mode control is in the sub-circuit named 
VICCM and is listed in Appendix B3. Figure 4.13 illustrates the use of the 
VICCM model in closed-loop simulation; where the current sensing scheme is 
implemented by H1 at node 12. 
Recently, the authors in [12] have refined the procedure for deriving the current-
mode control law by using the transient relation of the control signal 1/c and 
sensed inductor current iR, depicted in figure 4.14, instead of the steady state 
relation (figure 4.6(b)). This results in a new current-mode control law: 
v—MdT— dM1dT - d'IVI2d'T = 
iR, 	 Equation: (4.35)  
2  
which is valid for both steady-state and transient conditions. 
The refined control law has resulted in a more accurate small-signal model of 
current-programmed converters which is reasonably accurate up to high fre-
quency, whereas that employing equation (4.26) is valid only in the lower fre-
quency regime- However, for large-signal conditions (time-domain simulation), 
there is little improvement in accuracy from the refined model compared to the 
steady state model [821. Hence, the SPICE model of the current-mode control 
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Figure 4.14: Control voltage with stabilising ramp and the sensed inductor cur-
rent waveforms during transient conditions 
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law described in this section is valid for most applications. The SPICE circuit 
model of the refined current-mode control law can be found in reference [82]. 
4.5 Direct Solution Technique 
For a general DC-to-DC converter operating in CCM such as the buck converter 
in figure 4.3(a), the power circuit exhibits two topological modes (figure 4.3(b) 
and (c)) determined by the status of the switch and the diode. Because of the 
switching actions, these two linear networks are changing from one to the other. 
A system behaving as such can be described by a time-varying linear system of 
the form: 
k = A 1X+BU 
	
Equation: (4.36) 
Y = CX+DU 
	 Equation: (4.37) 
i = 1,2,...,k 
where A, B, C, and Di are matrices composed of numerical constants derived 
from the i circuit topOlogy, U is the vector of input variables, and X and Y are 
the state and output vectors respectively. 
When this is applied to the considered buck converter, /c is equal to two and the 
value of corresponding matrices A 1 , B 1 , C1, A 2 , 132 and C2 are readily given by 
equations (4.10)-(4.13) (note that D1 = D2 = 0). The input vector U is constant 
over the period of each topological mode, and is equal to V during the ON state 
and zero during the OFF state. The state vector contains capacitor voltage and 
inductor current, and the output vector is the output voltage of the converter. 
The analytical solution of equation (4.36 ) can be expressed as [83]: 
X(t) = et_t0)z(to) + 
t 
e t_T)B i U(r)dr 	 Equation: (4.38)  A j jo 
Or, 
x(t 0 + Si) = ex(t0) + AT1[e' - I]BU 	 Equation: (4.39) 
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where: 
i 0 is the initial time, 
St is the time step, 
x(t 0 ) is the initial value of the state vector. 
e 4 i(t_to) is the state transition matrix for the ith topology. 
A central issue in SNIPS closed-loop simulation is not only to compute equa-
tion (4.38) but to determine when the converter moves into another configura-
tion. This switching instant depends on the circuit operating conditions and the 
threshold conditions of some state variables, and hence is governed by complex 
relations. Once the solutioiis of the state vector are obtained, the output variables 
can then be calculated from equation (4.37). 
4.5.1 Existing simulation tools 
Several simulation algorithms based on the numerical techniques for solving the 
system described by equations (4.36) and (4.37) and their associated switching 
instant have been proposed by various groups of authors [83-861. Some of these al-
gorithms have been used in power electronics simulation programmes, commonly 
called switched-circuit simulators, such as SIMPLIS [83] and CAP [84]. The ap-
plications of the switched-circuit simulators to evaluate SNIPS performances can 
be found in references [87-90]. 
Alternative to the state-space approach (equations (4.36) and (4.37)), the switch-
ing converter problems can be formulated in terms of nodal equations obtained 
by applying the Kirchoff Current Law (KCL) to the power circuit from which 
the admittance matrix can be formulated. The switching devices are constantly 
monitored by the control circuit simulator. Once conditions for change in cir-
cuit topology are met (switching action taking place), the admittance matrix is 
modified according to the new circuit configuration. This modification is usually 
made on some particular rows and columns of the admittance matrix, while most 
of the remaining parts of the matrix are still the same, since change in switch 
conduction state essentially affects only the two nodes connected to that switch. 
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References [91,92] are examples of the methods based on this nodal approach. A 
good comprehensive overview of different power electronics simulation programs 
and analysis methods is reviewed in [93]. 
Although different solution approaches have been applied, these algorithms have 
in common the aim to improve the simulation time over that given by the stand-
ard circuit simulators such as SPICE or SABER, while maintaining the accuracy 
of the result. Excessive computation time of the standard circuit simulators are 
primarily caused by complex non-linear device models employed in detail-mode 
simulation (see section 4.5.2.1 for further details) and by the Newton-Raphson 
method of iteration used to solve the non-linear network in each time step. Con-
vergence problems are also likely to occurred, most frequently due to fast changes 
in the circuit voltages and currents during switching transitions. The drastic dif-
ference between the time constant of the output filter and the switching period 
(a ratio of 1:1000 is commonplace), unique in power supply simulation, is also 
another major cause of convergence problems [94]. 
Despite these problems, SPICE is still preferred in this work because of the fol-
lowing reasons: 
The availability and generality of the program. 
Having been through several years of research and development, the soft-
ware is mature and the numerical solution algorithms are robust. Further-
more, enhancement of simulation algorithms in the newer software versions 
yields faster simulation time and fewer convergence problems. 
Recent versions of the software are equipped with features that facilit-
ate behavioural modelling, such as ideal switches and non-linear depend-
ent sources (behavioural-mode simulation is discussed further in section 
4.5.2.2). With the behavioural approach, the simulation time and conver-
gence problems are significantly reduced compared to when detailed-model 
simulation is used. The behaviour-mode simulation, coupled with the in-
creasing performance of today's computers, makes SPICE brute-force sim-
ulation attractive. 
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4.5.2 Choices of simulation techniques 
Two techniques, detailed-mode and behavioural-mode simulation, are available 
for studying the switching converter performance and are discussed below. 
4.5.2.1 Detailed-mode simulation 
Detailed-mode simulation uses detailed device models (or manufacturer supplied 
models) of semiconductor devices (e.g. MOSFETs and diodes), and the circuit 
to be simulated is constructed to resemble the actual circuit as closely as pos-
sible. The accuracy of the simulation depends on the models being used, and, 
in practice, it is very difficult to obtain exact device models [95]. Detailed-mode 
simulation therefore is limited and does not completely replace hardware proto- 
typing. 
Because the detailed device characteristics are usually described by a set of non-
linear equations, the simulation involves intensive calculations and often requires 
excessive simulation time particularly when the simulation extends over several 
hundreds cycles to allow for the output voltage to settle to its steady state from 
start-up. In this project, simulation of a buck regulator using detailed models of 
MOSFET, diode and operational amplifiers in the control loop has been tested, 
with a run-time of approximately 50 minutes by a SUN SPARC4 workstation 
before completion, not to mention the amount of time spent on fixing convergence 
problems. The problem becomes even worse as converter systems grow in size 
and complexity (e.g. in [94], detailed-mode simulation of a full-bridge converter 
(open-loop) takes about 10 minutes by a mainframe computer). For these reasons, 
detailed-mode simulation is impractical for use in concept verification. 
However, simulation using detailed device models is still necessary in some cases 
such as in evaluating device power dissipation or optimising component selection. 
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4.5.2.2 Behavioural-mode simulation 
In contrast, behaviour-mode simulation employs simplified device models (some-
times called macromodels) which represent only its external characteristics, omit-
ting its detailed characteristics. For example, to simulate a switching converter 
in behavioural mode, the MOSFET can be modelled by an ideal switch which 
has zero on-state resistance and infinite (open circuit) off-state resistance. Repla-
cing non-linear devices in the circuit with the appropriate macro-models greatly 
helps to accelerate the simulation and alleviate convergence problems, but with 
a trade-off of losing some accuracy. Behaviour-mode simulation is generally suit-
able for concept verification in SNIPS design and analysis, and is preferred to 
detailed-mode simulation in this work. 
4.5.3 Behavioural simulation options 
To simulate the buck VIC converter in figure 4.3(a), the power MOSFET and the 
diode are modelled by suitable macro-models. The two behavioural modelling 
approaches shown in figure 4.15 are considered. 
The switching function approach [95,96] in figure 4.15(a) models the block con-
taining the main switch and the diode with controlled voltage and current sources. 
The switching function f(t) is a duty cycle, and l/0 (t) = f(t)14 and I(t) = f(t)ir. 
are the input voltage to the output filter and the input current of the buck con-
verter respectively. 
Another equivalent approach is illustrated in figure 4.15(b), where the individual 
solid-state switches are replaced by ideal switches controlled such that they are 
conducting alternately, simulating the converter operation. When correctly im-
plemented, results given by these two approaches are identical, but the simulation 
time of the switching function method is slightly faster. The reason for this is 
that the switching function model results in an overall equivalent circuit with 
fewer circuit components and nodes. As an example, the simulation time of the 
buck converter in figure 4.3(a) from start-up to steady state (figure 4.16) using 
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Figure 4.15: Two behavioural models of a buck converter: (a) Switching func-
tion model (b) Ideal switch model 
HSPICE running on a SUN SPARC4 workstation is about 4 seconds and 7 seconds 
for the switching function and ideal switch respectively. It should be noted the 
circuit parameters used in this simulation are the same as that specified in figure 
4.4 and, hence, the simulated result in figure 4.4 is an averaged waveform of figure 
4.16. For closed-loop simulation, the control circuit (described later in section 
4.5.4) must be incorporated to regulate the output voltage and this will increase 
the simulation time. To simulate the start-up performance similar to that in fig-
ure 4.16 in closed-loop configuration, it takes 97 seconds and 125 seconds for the 
switching function and ideal switch respectively. 
The major disadvantage of the switching function model is that it disguises the 
circuit from its original form, and results in an equivalent circuit in which the indi-
vidual solid-state switches no longer exist. Therefore, it is not possible to monitor 
the voltage/current or conduction state of these switches. For this reason, coupled 
with the fact that the simulation time of these two methods is approximately the 
same, the ideal switch approach (figure 4.15(b)) is favoured in this project. 
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Figure 4.16: Start-up simulation of a buck power circuit employing switching 
function/ideal switch model 
4.5.4 SPICE closed-loop brute-force simulation 
Ideal switch model 
The SPICE equivalent circuit model of an ideal switch [97,98] is shown in figure 
4.17. It is constructed from controlled voltage sources and resistors which have 
been arranged such that the equivalent resistance across terminal A-B of the 
circuit is periodically varying between zero and infinity (practically a very high 
resistance), depending on the value of the control pulse V(t) at node C. 
By assigning the controlled source E1 equal to the voltage across the resistor RD, 
11'1 (t),  the equivalent current 'e q  through the circuit is: 
- V1 (t) 	V(t) - E9(t) 
Ieq(t) - 
RD - 	RD 
Equation: (4.40) 
The equivalent voltage at terminal A-B is: 
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For SWI: ES(t) = V(t)[1 -M (t) I 
SUBCKT SW1 1 4 5 
El 2123 1 
RD 2 3 1 
EC34POLY(2)24SO 01004 
RIN5 0 1 
ENDS 
For 5W2 : Eg(t) = V(t) Vj (t) 
SUBCKT SWI 1 4 5 
El 2123 1 
RD 2 3 1 
BC 3 4POLY(2) 2450 00001 
RINS 0 1 
ENDS 
Figure 4.17: Equivalent circuit model of the ideal switch 
From equations (4.40) and (4.41), the equivalent resistance across terminal A-B 
is thus equal to: 
Veq(t) - E Q (L)RD 
Req(t) - I
eq (t) - V(t) - E9(t) 
Equation: (4.42) 
By substituting the switches SW1 and SW2 in figure 4.15(b) with the ideal switch 
model (figure 4.17) and using equation (4.42): E9 (t) = V(t)[1 - V1(i)] for SW1 
and E9 (t) = V(t)V(t) for SW2, R 8 1(t) and R 3 2(t) finally become: 





- V(t)Rn 	 Equation: (4.44) 
- [1— 
When 14(t) is a pulse signal with amplitude equal to one, it can be seen from 
equations (4.43) and (4.44) that R 3 1(t) and R 3 2(t) are periodically switching 
between 0 and oo, but with opposite conduction states; i.e. when R 3 1(t) = 0, 
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= cc and vice versa, emulating the operation of the diode and MOSFET 
in the circuit. 
The netlist of the ideal switch model is written under the sub-circuit named SW1 
and SW2 listed in figure 4.17. In closed-loop simulation, V(t) is a duty cycle 
and derived from the control circuit. 
Control circuit model 
Unlike the control circuit model used previously in the state-space averaged sim-
ulation which outputs a continuous duty ratio (section 4.4.2), the output of the 
control circuit in brute-force simulation (figure 4.18(a)) is a PWM duty cycle 
driving the ideal switches. The duty cycle output is obtained by direct compar-
ison of the error amplifier output Ve to a constant-frequency sawtooth waveform 
Vsaw. 
The error amplifier circuit model is the same as that previously used in the 
averaged model (section 4.4.2), therefore it is not described again here. The 
simplified SPICE circuit model of the comparator is illustrated in figure 4.18(b). 
The voltage across R.,th p represents the comparison result of 11e  to Vsaw and is 
amplified by a thousand by the controlled source Ecomp. The resulting positive 
and negative voltages are respectively clamped to between one and zero by the 
voltage limiter at the output stage. 
The complete SPICE circuit netlist of a closed-loop buck converter for behavioural 
brute-force simulation is given in Appendix B4. 
Convergence problems and remedies 
The most serious problem associated with SPICE simulation of the above switched 
system is non-convergence of a result, which causes the simulation to cease pre-
maturely. As mentioned in section 4.5.1, the cause of this problem is due to 
the fast changes in currents and voltages in the circuit occurring during switch 
transition and the great difference in time-constant between sub-systems. The 
probability of convergence problems arising is likely to increase with increased 
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Figure 4.18: (a) Voltage-mode control circuit used in behavioural-mode simula-
tion (b) Comparator model 
switching frequency. 
Solving the convergence problem requires a good understanding of the models, ex-
perience with the software, and, to some extent, trial and error. From the author's 
experience, non-convergence associated with the error message internal time step 
too small arose most frequently during the course of simulations. Some effective 
procedures to overcome this and related convergence problems have been sug-
gested in [99-101}, in which attempts to alleviate the problem have been mainly 
focussed on the decrease of timestep used in the simulation', the appropriate se- 
2 A smaller timestep results in a longer simulation time. 
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lection of the numerical integration algorithm, and the relaxation of some error 
tolerances. 
In the netlist given in appendix B4, the HSPICE control options have been care-
fully selected to minimise the convergence problems while retaining result accur-
acy, and have been proven after several trials with different operating conditions. 
These options are concisely described as follows: 
• PIVOT= 13 selects the best pivoting algorithm available in HSPICE. PIVOT 
is an algorithm for re-ordering matrix elements and is usually used to achieve 
convergence in circuits that produce hard-to-solve matrix equations such as 
switching regulator circuits, whose major circuit component values result 
in a large conductance matrix (L's and C's are in the order of 10_6). 
• DVDT=2 allows the internal time step  to be adjusted based on the node 
voltage rate of change. It is used in conjunction with ABS VARO.2, FT0.2 
and RELVAR=0.2, all of which specify the convergence criterion at each 
timepoint to generate very accurate results, with the trade-off of a some-
what longer simulation time [70]. 
• ACCT, PROBE and POST are general control options. ACCT allows run 
time statistics to be reported at the end of the output file. POST generates 
a post-processing file of the simulated results for displaying in the GSI 
environment, a waveform display programme. PROBE limits the post-
processor output just to the selected variables (by default HSPICE outputs 
all variables). 
3The internal time step used during the computation is different from the timestep specified 
in TitAN card. 
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Optimisation of Injected Voltage 
Using the mathematical model of the VIC converter developed in Chapter 4, 
optimisation of Vj can now be carried out. The basic concepts of optimisation 
are reviewed at the beginning of this Chapter. Multi-objective optimisation, the 
approach taken to optimise is then described, followed by a brief description 
of the operation of HSPICE optimisation and its related commands (statements) 
used in performing the optimisation. 
In this project, although the principal application of HSPICE optimisation is 
to optimise the injected voltage, it has also been applied to assist in the design 
of the error amplifier compensation circuit. Design outlines and considerations 
associated with both of these applications are described in sections 5.4 and 5.5. 
All results are given in Chapter 6. 
5.1 Overview of Optimisation 
Optimisation is a numerical technique associated with the search for a set of 
allowed values of variables for which the objective function assumes an optimal 
value. It has been found to be very useful in solving problems in a wide variety 
of subject areas, including mathematics, applied science, engineering, economics, 
medicine and statistics. In control system design, optimisation can play an im-
portant role in assisting the designer to select optimal controller parameters to 
satisfy design requirements [102,103]. 
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In mathematical terms, optimisation is essentially a problem of function minim-
isation (or maximisation), usually under conditions in which the input variables 
are subjected to constraints. For example, design of an RC network to meet sim-
ultaneously desired time constant and power dissipation specifications (design 
objectives) requires optimisation of the R and C values (input variables). The 
constraints in this optimisation arise from the fact that the components values 
cannot be negative and normally occupy only a particular band of values. The 
general form of optimisation problems may be represented by [104]: 
minimise F(x) 
xEA 




F is an objective function or a measure of goodness of the system under 
consideration, and relates in some way with a variable vector x. 
X = [x i , x 2 , ..., x,] represents a vector of variables. 
ci  is a constraint function that defines acceptable values of the variables 
A is an arbitrary domain, part of which includes all values of X. 
From equation (5.1), any point x that satisfies all the constraints is said to be 
feasible, and the set of all feasible points is termed the feasible region. For in-
stance, the feasible region of a two-variable function with the variable constraints 
of x + x < 1 and x 1 + x2  = 0, would cover all points on the straight line inside 
the unit circle, including the values where these two curves intersect, as shown in 
figure 5.1. 
In optimisation, the task of an optimiser is to search for a value of variables in 
the feasible region that gives a minimum (or maximum) value to the objective 
function. The optimiser is a computer program based on suitable mathematical 
optimisation algorithms. Many optimisation algorithms have been developed, 
usually made up of two main components [1051: the search for the values of vari-
ables that are likely to make the objective function minimum (or maximum), and 
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1. 
Figure 5.1: Feasible region of a function of two-variable constrained by x 
2+X 
land x, ± X2 = 0 
the validation of these points. It is the method of selecting a suitable search direc-
tion that fundamentally distinguishes optimisation algorithms from one another. 
In general, the variable search for optimal values can be written, in recursive 
form, as: 
Zr+l = x +Cer f 	 Equation: (5.2) 
where, 
is a vector of new variable values. 
Zr is a vector of current variable values. 
d is a direction vector which indicates the current search direction. 
r is a scalar and determines how far to move in the current search direction. 
The graphical interpretation of the above equation is illustrated by the search on 
the two-variable surface shown in figure 5.2, where the selected search direction 
a° d°  yields the reduced function value on the first iteration. Convergence to a 
minimum is usually achieved if at each iteration, c/dT is chosen to reduce the 
function value. 
Using search strategies as a criterion [105], optimisation methods can be divided 
into the direct search method, where only a computed value of the objective 
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Figure 5.2: An example of search on a 2-variable surface 
function is required to establish the search direction, and the gradient method, 
where the computation of first and/or higher derivatives of the objective function 
is required to determine a suitable search direction. Examples of optimisation 
algorithms that employ the direct search strategy are the simplex method and 
Powell's conjugate direction method, and that employ the gradient search strategy 
are the steepest descent method and Newton's method. More detail of various 
available optimisation algorithms can be found in most optimisation text books 
[104,105]. 
5.2 Multi-Objective Optimisation 
In control system design, the design specifications and the constraints imposed on 
the design variables typically specify an acceptable design. These specifications 
are often in conflict and are likely to be competing with one another, such that 
an improvement in one specification leads to a degradation in at least one of the 
remaining specifications. For example, in SMPS control loop design, increasing 
the system loop-gain bandwidth will increase the speed of dynamic response, but 
at the expense of high voltage overshoot and ringing. Therefore, a compromise 
between these multiple competing objectives has to be reached in a way that 
satisfies all objectives. 
When single-objective optimisation (equation (5.1)) is used, various design ob- 
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jectives are aggregated to form a single objective function before the optimisation 
is carried out [106]. However, as the design objectives are likely to be competing 
with one another, one cannot aggregate these objectives into a single-objective 
function until the relative importance of the objectives and their trade-offs are 
well understood [107]. In this case, problem formulation using equation (5.1) is 
not straightforward. 
Multi-objective optimisation [108] is a suitable technique for formulating and 
solving this category of problem, and has the general form of: 
minimise 
x€A 	E(x) 




E(x) = [F1 ( x ), F2 (x), ..., Fm (x)] represents the n design objectives. 
Conflict between some (possibly all) of the components of E(x) can result in 
the multi-objective problem having no unique optimal solution, but rather a set 
of non-inferior or compromised solutions, the solutions on the trade-off surface. 
The graphical illustration of non-inferior solutions can be seen in figure 5.3. The 
optimised variables and the correspondent value of objective functions are shown 
in figure 5.3(a) in which the variables k1 and /t2 could be, for example, the mag-
nitude of Xtj and the injecting time respectively, and the objective functions 
F1 and F2  could be the output voltage settling time and overshoot respectively. 
The conflict between two design objectives is seen between region C and D in 
figure 5.3(b), where the improvement in F1 at point B (F13 < FIA) leads to a 
degradation in F2 (F2B > Fm). 
To find non-inferior solutions in multi-objective problems, equation (5.3) is usu-
ally reformulated into an appropriate single-objective problem, such that all the 
design objectives are taken into account simultaneously during optimisation, en-
abling any suitable single-objective optimisation algorithm to compute the solu- 
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Figure 5.3: (a) Mapping from the variables plane into the objective functions 
plane of the two-objective functions of two variables, (b) Showing 
the non-inferior solution set 
tion. One such effective conversion method is goal attainment (also used in MAT-
LAB optimisation toolbox (109, 1101), which reformulates equation (5.3) into: 
I minimise A 
x A E A 	 Equation: (5.4) 
su bj ect t o  F(x)_wA<_Fj* i=i,2,...,n 
where: 
A is a dummy scalar variable, 
are the goal values of individual objectives, 
w i > 0 are designer-selected weighting coefficients. 
The dummy variable A and the input vector x are the optimising variables, and 
all objectives are treated as constraints which have to be met in the optimisation. 
Minimisation of A tends to force all specifications to meet their target value 
(goals). If A is negative, then the goals have been over-attained (i.e. F(x) cc F7) 
and if A is positive, then the goals have been under-attained (i.e. F(x) > Fr). 
Hence, the quantity wA represents the degree of under- or over-attainment. 
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Although the concept of multi-objective optimisation is adopted in performing 
optimisation in this work, problem formulation in equation (5.3) or goal attain-
ment method in equation (5.4) is not normally practical for optimising switching 
converter performance, because the objective functions F(x) which relates design 
objectives to design variables is very complicated. The more viable approach to 
find optimised solutions is to use simulation /optimisation strategy - by iterat-
ively simulating a circuit, evaluating its performance, and optimising the design 
variables on each iteration run until the design objective are met. By this way, op-
timisation reduces to the problem of minimising the error function that describes 
the difference between the desired goal value and the actual value. 
Such an optimisation environment is supported in HSPICE [70], and also in newer 
versions of PSPICE (from Microsim Corp.) and IntuSPICE (from Intusoft Corp.). 
BSPICE is used in this work to perform optimisation of the injected voltage 
(equation (4.20)), and also to assist in designing the error amplifier compensa-
tion circuit in the prototype voltage-mode converter. The optimisation is carried 
out employing the SPICE circuit models developed in Chapter 4. The HSPICE 
optimisation environment and essential HSPICE commands (statements) for per-
forming the optimisation are described in section 5.3. 
5.3 Optimisation With HSPICE 
IISPTCE from Meta-Software Corporation is a SPICE-based circuit simulator de-
veloped from SPICE2 of the University of California Berkeley. Incorporating fea-
tures from SPICE2 and other similar circuit simulation programs, the simulation 
algorithms used by HSPICE have been enhanced to give superior convergence. 
With features such as Graphical Simulation Interface (GSI) and a circuit optim-
iser, the HSPICE package provides an efficient design environment. GSI is the 
environment for interactive waveform graphing from multiple simulations, similar 
to SCOPE of IntuSPICE or PROBE of PSPICE. 
The optimisation design scheme in HSPICE (illustrated in figure 5.4) is an iter- 
ative design environment embracing circuit simulation, performance evaluation, 
and design variable optimisation until either convergence is declared, or no solu- 




Performance 	 Optimisation of I I 
Evaluation 	Design Variables 
Max. number of iterations 	 No 
reached, or Convergence 
Yes 
Stop 
Figure 5.4: Optimisation design scheme in HSPICE 
tion is found after a pre-defined maximum number of iterations. To perform the 
optimisation, information concerning the optimisation task (e.g. design variables 
and objectives) must be stated in the netlist as shown in figure 5.5, in addition 
to the circuit description. 
The optimisation is set up by the .MODEL statement with keyword OPT, 
which allows optimisation control options (e.g the convergence criterion, the op-
timisation algorithm, etc.) to be selected. For example, 
MODEL Vinj-opt OPT ITROPT25 RELTN=le-3 RELOUT1e-3 
This assigns Vinj-opt as the optimisation reference name, ITROPT25 limits 
the maximum number of iterations to 25, and RELIN=le-3 and RELOUT=le-3 
specify that convergence be declared when either all input variables or all results 
vary by no more than 0.1% from one iteration to the next. 
The design variables are defined through the .PARAM statement in which the 
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HSPICE optimisation netlist 
flDefine design variables 
H 
7S,ale design objectives (MEASURE) 
Configure optimisation strategies 
(MODEL) 
Enable circuit optimisation 
(.TRA4N, AC, or DC with keynanie OPTIMIZE) 
FQ cuit description j 
Figure 5.5: Structure of HSPICE optimisation netlist 
initial guess, minimum and maximum values are specified. For example, 
.PARAM vinj-amplitude optval(O.234,0,0.39) 
assigns Vinj-amplitude a design variable with the initial guess, minimum and 
maximum values of 0.234, 0, and 0.39 respectively. optval is a unique reference 
name and is referred to by the analysis statement (.TRAN, .AC, or DC with the 
keyword OPTIMIZE) to permit optimisation of this variable. 
The design objectives (the desired specifications) are stated through the MEAS-
URE statement. For example, 
MEASURE tran tset trig atz=lQOus targ V,. t va114.9V RISE1 
goal=Jms 
specifies tset as the variable being evaluated, and that the value of ims (goallms) 
is being sought. The measurement is started at the timepoint lOOjis (trig 
at=lOOus) and ended when the output voltage first reaches 14.9V (V0  va1r14.9V 
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RISE-1). In other words, the above .MEASURE statement states that an out-
put voltage transient response with a settling time of lms is being sought in the 
optimisation. This form of MEASURE statement is suitable for the optimisation 
of time-related variables e.g. rise time, settling time etc. Another form of the 
MEASURE statement found useful in this work is: 
.MEASURE tran overshoot max V. t  from250us to=lms 
goal15.075V 
This specifies the variable overshoot, the maximum output voltage between 
the time 250is and ims, with a maximum value of 15.075V being sought. For 
multi-objective optimisation, individual objectives are each given by a separate 
MEASURE statement. 
The iterative simulation and optimisation environment in figure 5.4 is completed 
by USPICE optimisation analysis statements (DC, .AC, or .TRAN with the 
keyword OPTIMIZE). For example, 
TRAN lOu 2m SWEEP OPTIMIZE=optval RESULTSt5et 
MODEL=Vinj-opt 
specifies that iterative transient analysis and optimisation of the design variable 
Vinj-.amplitude (OPTIMIZEzoptval) be carried out, until either the design 
objectives are achieved or the maximum number of iterations is reached. The 
latter is defined by the keyword ITROPT in the MODEL statement; if not 
specified, the default value of 20 is used. The analysis is started at timepoint 0 
and ended at timepoint 2ms, with a timestep of lOps. RESULTStset passes 
the simulated results of tset to the .MEASURE optimisation statement for 
evaluating if the goal has been met. MODEL= Vinj-opt notifies HSPICE that 
it should adopt the optimisation control options specified in .MODEL statement 
(with the keyword OPT). 
Detailed usage of these statements is explained in the HSPICE manual [70]. In 
the following sections, the application of IISPICE optimisation to design the 
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compensation circuit and to optimise the injected voltage is described, using the 
SPICE circuit models developed in Chapter 4. 
5.4 SMPS Control Circuit Design 
5.4.1 Design in the frequency domain 
Design of linear time-invariant Single Input Single Output (SISO) control systems 
is normally carried out in the frequency domain. In SMPS, the error amplifier 
compensation circuit is usually designed using a Bode plot, from which the re-
quired compensation circuit frequency characteristic is obtained by subtracting 
the control-to-output frequency characteristic of the converter from the required 
loop-gain frequency characteristic. The desired circuit component values can then 
be calculated. 
In the following sections, the frequency response design method, considerations 
and limitations are examined. 
5.4.1.1 Design overview 
Figure 5.6 shows the basic block diagram of a SMPS from the control system point 
of view, consisting of the power circuit, PWM modulator, and error amplifier with 
the compensation circuit (compensator), with transfer functions Tmod, and 
Ten respectively. There is an additional, inner current loop for systems using 
current-mode control. The frequency characteristics of transfer functions Tmod 
Compensator PWM modulator Power stage 
Vref 	Ve' 	 Ve 	 d 	 Vo 
Figure 5.6: SNIPS closed-loop block diagram 
and T2  are pre-determined by the choice of control strategy and power circuit 
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topology respectively. As a result of many years of research in switching converter 
modelling, the frequency characteristic of the product TmodTpw, often known as 
the small-signal control-to-output transfer function, is well understood for both 
voltage-mode and current-mode converters (e.g: [52] discusses converters with 
voltage-mode control, and [9] discusses converters with current-mode control). 
Hence, the remaining task is to define Terr to give the desired open-loop frequency 
characteristic (Tpw TmodTerr) and thus obtain the desired converter performance, 
while maintaining a stable system. 
5.4.1.2 Stability considerations 
For a system to be stable, the phase lag of the open-loop transfer function at 
the crossover frequency, f (the frequency at which the gain on the Bode plot 
crosses 0 dB), must not exceed 1800 (in addition to the normal 180 0 phase shift 
associated with a negative feedback). However, according to Nyquist's stability 
criterion, the phase lag is permitted to be greater than 180 0 at frequencies below 
L. If this is the case, the system is said to be conditionally stable; however, it 
is not good practice to have a conditionally stable system because it is prone to 
becoming unstable. 
Two importance parameters for indicating system stability are the phase and 
gain margins. The phase margin is defined as the phase shift from 180°at f, and 
the gain margin is the amount of gain (below unity) when the total phase shift is 
1800  (figure 5.7). In system stability prediction, the phase margin is more often 
used than the gain margin because it is a more intuitive indicator; for instance, 
a system with a small phase margin (where total phase shift is close to 360°) will 
exhibit considerable overshoot and ringing. 
5.4.1.3 Design objectives 
The design objective is to design a compensation circuit that results in an overall 
open-loop frequency characteristic with a high gain out to high frequencies (i.e. 
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Figure 5.7: Graphical illustration of phase and gain margins 
large loop-gain bandwidth), while maintaining a sensible value of phase margin 
and avoiding conditional stability. Ideally, one would wish to select ft as high as 
possible, so that the system can respond more rapidly. However, the phase lags 
of various elements in the control loop increase with frequency, limiting f to a 
value for which the phase lag is still manageable. Typically, a phase margin of 
at least 45° with f limited to maximum one third of the switching frequency is 
required for a stable system [111]. 
The open-loop frequency characteristic is related to both steady state and dy-
namic performances in the time domain as follows: 
• High loop gain at low frequency provides good steady state regulation. 
• Large loop-gain bandwidth (high f) indicates a system with a fast dynamic 
response. 
• A system with a small phase margin exhibits response with considerable 
overshoot and ringing. 
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5.4.1,4 Limitations 
Design with the frequency response technique essentially involves the graphical 
subtraction /addition of the Bode plots of the components that constitute the 
closed-loop system. Asymptote lines are usually used in constructing the plots 
to simplify the design process, which introduce small errors. After the desired 
frequency characteristic of the error amplifier block (Tgrr) has been identified, 
compensation circuit component values are calculated from the location of the 
poles and zeros on that plot (the application of this technique to the design of a 
SMPS compensation circuit is demonstrated in Chapter 6). 
Although it is relatively simple, the frequency domain method has the following 
limitations: 
• The power supply is assumed to be linear with small-signal perturbations 
around the operating point; whereas in practice, a converter can be subjec-
ted to large signal disturbances, either from line or load changes. 
• The design is carried out in the frequency-domain, whereas the target spe-
cifications are time-domain parameters (voltage regulation, maximum de-
viation from nominal and recovery time under transient conditions). There 
is no simple quantitative relation between the open-loop frequency charac-
teristics and the time-domain performances. Therefore, it is common that 
the desired specifications are not met at the first attempt, with fine-tuning 
required, usually on a trial-and-error basis. 
• The effect of circuit/device parasitics are usually omitted to simplify the 
design process. 
5.4.2 A new optimisation based design 
The above limitations of design in the frequency domain were identified during 
the development of the prototype control board. The quest for an alternative 
design method which can overcome these limitations is therefore required and 
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has led to the proposal of a new Computer Aided Design (CAD) method, namely 
optimisation design using HSPICE [112]. 
5.4.2.1 Related work on using CAD to design SNIPS compensation 
circuits 
Circuit simulation programs such as SPICE and SABER are being used increas-
ingly in SMPS design to validate accurately the initial design results. In [113], 
the author shows how SPICE can be used to evaluate both frequency- and time-
domain performances without the necessity of breadboarding a circuit. The 
SNIPS design environment in [114] carries out the compensation circuit design 
by repeatedly simulating the circuit using an averaged model and validating its 
performance, until a satisfactory result is met. Because a trial-and-error approach 
is used to adjust the circuit component values for each simulation run, it can be 
very time consuming, particularly when designing for stringent specifications. 
MATSPICE, a compensation circuit design environment using optimisation, has 
been proposed in [115,116]. The package uses MATLAB for carrying out optim-
isation and result evaluation, and PSPICE for simulating the converter perform-
ance: communication between the two programs is facilitated by C interfacing 
routines. Even though MATSPICE yields improved design results compared with 
conventional design methods, the authors mention that the execution time of the 
program is slow, owing to the considerable amount of data being transferred 
between MATLAB and PSPICE for each optimisation iteration, preventing it 
from being an efficient design tool. 
Although the approach taken is similar to MATSPTCE, HSPICE optimisation 
design is superior in term of speed, as with a built-in optimiser there is no un-
necessary time lost in data transfer between packages. The execution time of 
HSPICE optimisation depends only on the complexity of the optimisation prob- 
lem. 
With HSPICE optimisation, all essential attributes lacking in frequency response 
design are fulfilled: 
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A non-linear, large-signal averaged model (sections 4.4.1 and 4.4.2) is used, 
instead of a linear small-signal model. 
• The design is carried out directly in the time-domain and automatic fine-
tuning of the design is accomplished through iterative simulation and op-
timisation (figure 5.4). 
. The circuit parasitics can easily be incorporated (section 4.3.1) 
The application of optimisation to the design of an error amplifier compensation 
circuit is demonstrated in Chapter 6. 
55 Vi,,j Optimisation 
Optimisation of Vi,i (equation (4.20)) to achieve the desired transient perform-
ance to load changes is characterised as a multi-objective optimisation prob-
lem. The desired performance is specified by a set of transient specifications, i.e. 
settling time, voltage overshoot, maximum voltage deviation and spike voltage. 
There usually exists a set of non-inferior solutions for Vi,j that do not violate 
the specifications. The number of possible solutions fof Vi,j is dependent on the 
stringency of the imposed specifications and the resolution of the amplitude of 
From these non-inferior solutions, the trade-off between these conflicting 
objectives can be studied. 
5.5.1 Optimising variables and constraints 
The magnitude of Vi,j and the number of cycles in advance of load switching that 
Vja is applied must both be optimised (equation (4.20)) to achieve the desired 
transient performance. As mentioned before in section 2.2.1, the amplitude of 
the injected voltage is a discrete variable due to the finite word length used to 
store the value of The resolution of the D/A converter, which dictates the 
difference between any two consecutive values of Vi,j and is set to 19.5mV, poses 
the following variable constraint in the optimisation: 
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A +1 - A i = 0.0195, i = 0,1,2,..., 255 	 Equation: (5.5) 
where, A is the amplitude of Vj,j. It should be noted that the 8-bit word length 
used limits the maximum value of ito 255. 
By the definition given in section 2.2.2 (see also figure 2.9), the injecting time 
(t) is the number of cycles in advance of the load application and, thus, is 
a discrete variable whose feasible values are restricted to positive integers (1+). 
This introduces another variable constraint into the optimisation: 
tj,j C 1'' 	 Equation: (5.6) 
The above equation defines t 7 ,j as a subset of 1+ 
5.5.2 Design objectives 
The stringent transient performance specifications in table 5.1 are chosen as the 
design objectives for the optimisation. The voltage overshoot as well as the 
Load transient performance, desired value 
maximum voltage overshoot 15.075 volts 
maximum spike 15.075 volts 
settling time 250 microseconds 
Table 5.1: Desired transient performance under various load changes 
spike voltage must not exceeded 0.5% of the nominal output voltage (isv for 
the voltage-mode prototype converter), while the settling time, taken to be when 
the response has settled to within ±0.5% of the nominal value, must be satisfied. 
The maximum voltage deviation is not included as it is not normally a critical 
parameter for power supplies in radar applications. However, in other applica-
tions this might be a critical parameter which would need to be included. It is 
required that all specifications in table 5.1 must be satisfied under all possible 
load conditions. 
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To demonstrate the conflict between transient specifications in SNIPS design, sim-
ulation of the switching converter subjected to a step-load change with voltage 
injection control is shown in figure 5.8, using the averaged model developed in 
Chapter 4. When the magnitude of Vi,j is increased with tj,j constant (figure 
5.8(a)), the maximum voltage deviation is reduced substantially at the expense of 
increased voltage overshoot, while the spike voltage is insignificantly increased. In 
this case, the maximum voltage deviation and voltage overshoot are two conflict-
ing objectives. On the other hand, when tM.j is increased and the magnitude of 
is kept constant (figure 5.8(b)), the spike voltage is increased rapidly, while 
both maximum voltage deviation and voltage overshoot are modestly reduced. 
This indicates the conflict between the spike voltage and the maximum voltage 
deviation, and voltage overshoot. In both cases, the settling time is dependent 
on how closely the optimum band has been specified. 
Details of l4,j optimisation, the associated results, as well as the identification of 
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Figure 5.8: Illustration of competing design objectives: (a) The amplitude of 
is changed and the injecting time is constant, (b) The injecting 







This chapter is organised into two main sections. The first section is dedicated 
to the error amplifier compensation circuit, where the detailed design procedures 
are given and the associated results presented. The capability of HSPICE op-
timisation as a powerful tool for the design of SNIPS compensation circuits is 
illustrated in this section. 
The second part of this chapter presents all relevant results obtained from the 
VIC investigation. These include Vj.j optimisation results and the corresponding 
experimental and simulated results. The experimental results of the VIC current-
mode controlled converter is also presented. 
6.1 Compensation Circuit Design 
The design of the error amplifier compensation circuit in the prototype voltage-
mode control circuit is discussed in this section. The frequency response design 
method is first employed to obtain the preliminary compensation circuit compon-
ent values. Then, the optimisation design using HSPICE described in section 5.5 
is used to "fine-tune" the initial results. 
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6.1.1 Frequency response design 
6.1.1.1 Design objectives 
The two-pole, two-zero error amplifier compensation circuit in figure 6.1 is de-
signed to satisfy the following objectives: 
The required regulation limits are + 0.5% of nominal output voltage. 
A settling time of no more than ims is required, when the converter is 
subjected to a 2.75A step-load change (68% of maximum step-load current). 
6.1.1.2 Control-to-output frequency characteristic 
The small-signal control-to-output transfer function (TmodTpw in figure 5.6) of a 
buck converter operating in CCM is expressed as [117]: 












is the second-order output filter pole. 
77 
wz = -ks  is the zero due to the capacitor ESR. 
Q = - is the Q-factor. 
V. is the peak of the sawtooth voltage and equal to 3.5V for the UC3524A 
control chip. 
Vi. is the input voltage of the converter. 
The power circuit parameters are: C = 470itF, L = 50tH, r,, = 0.027S2, and R = 
20ft and the input voltage is 33V. By substituting the corresponding parameters 
into equation (6.1), the Bode plot of the control-to-output transfer function, with 
an asymptote line assumption, is drawn as shown in figure 6.2(a), where: 
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Low frequency gain G 1 - 	 = 19.5dB. — vs 
Corner frequency f° = __ - 104011z,. 2,r 
ESR zero fZ = 	= 12.5kHz 2,r 
Note that using the asymptote line approximation, the gain peaking at the corner 
frequency (f0 ) determined by the Q factor is ignored. Also it results in small errors 
of 3dB and 5.7° at the location of poles and zeros in the gain and phase plots 
respectively. 
6.1.1.3 Error amplifier compensation circuit frequency characteristic 
The chosen compensation circuit has a gain frequency characteristic as shown 
in figure 6.1. Also included in the figure is the relation between the poles and 
zeros, and the circuit component values. The position of the poles and zeros is 
to be determined in the design process. It should be noted that in figure 6.1, the 
V.* "F~ l V. 
Error Amplifier 





1 	10 	100 	1K 	10K 	lOOK 
Figure 6.1: An error amplifier with a two-pole, two-zero compensation circuit, 
together with its gain frequency response 
asymptote line is again used and the error amplifier itself is assumed to be ideal. 
6.1.1.4 Error amplifier compensation: first design attempt 
As mentioned in section 5.4.1.3, the primary objective in error amplifier compens-
ation is to design the compensation circuit such that it results in an open-loop 
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frequency characteristic having a high gain out to high frequency, while remaining 
unconditionally stable. The following design procedure has been adopted from 
the method used in [117]. The Bode plot corresponding to the first design attempt 
is shown on the left-hand side in figure 6.2, with the design detail summarised 
below: 
The crossover frequency (fe) is chosen at a quarter of the switching fre-
quency, thus f=25kllz. In figure 6.2(a), the control-to-output gain at f 
is -29dB. Therefore, in order to result in a zero open-loop gain, the error 
amplifier gain required at f must be equal to 29dB. 
The first pole (fri) of the error amplifier occurs at a very low frequency (less 
than 1Hz). This provides a sufficient open-loop gain at low frequency to give 
good regulation (practically, the gain is limited by the output capability of 
the error amplifier). 
The second order filter pole (fe) in figure 6.2(a) is compensated by the two 
zeros (In, f2) placed together at LO = 519Hz. This is to compensate for a 
rapid phase shift caused by the second order filter pole. 
The error amplifier second pole f2 cancelling the ESR zero (f4 is normally 
placed at least five times above f to avoid adding more phase lag at f0. In 
this first design attempt, it is set equal to ft, thus fp2 = 	= 12.5kHz. 
By adding the frequency response of the control-to-output gain (figure 
6.2(a)) to that of the compensated error amplifier gain (figure 6.2(b)), the 
resulting open-loop gain frequency response is obtained as shown on the 
left-hand side of figure 6.2(c). 
From figure 6.2(b), the compensation circuit component values are calculated as 
follows: 
Let R2 = 4.7kC2 
f2 = 519Hz: C 1 = 2~h 2Rc2 - 
1 	0 065pF; C 1 = 0.0681tF is chosen 
- 
— 	Rr 
fp2 = 12500Hz: R1 - (21 RC 1) = 19411; R01 = 22011 is chosen 
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Figure 6.2: Bode plots of the first design attempt (left-hand side) and second 
design attempt (right-hand side) 
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= 519Hz: C2 - - 27fze 
1 
 rrRca = 0.0491iF; C2 = 0.047jzF is chosen 
The transient response due to a 2.75A step-load change given by this preliminarily 
designed compensation circuit is simulated by HSPICE and shown in figure 6.3 

















Figure 6.3: Transient responses to a 2.75A step-load change associated with the 
first and second design compensation circuits 
time 2.7ms and maximum voltage deviation 1.3V) is obtained, which does 
not meet the target specifications. The sizable voltage drop and sluggish settling 
time are caused by a low loop gain and low bandwidth. These must be further 
increased in the next design attempt, in order to achieve a better response. - 
6.1.1.5 Error amplifier compensation: second design attempt 
The overall system loop-gain and bandwidth can be increased by increasing the 
error amplifier gain. However, in doing so, due care must be taken to prevent the 
resulting loop-gain bandwidth or phase lag at the crossover frequency becoming 
excessive; otherwise this will result in a highly oscillatory response such as that 
shown in figure 6.4, possibly leading to instability. Typically, the maximum cross-
over frequency is limited to one third of the switching frequency, and the system 
phase shift from DC up to the crossover frequency must be maintained well above 
1800 (in addition to a 180° phase shift due to negative feedback) [111]. 
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Figure 6.4: A very oscillatory transient response of a system with high loop gain 
In the second design attempt using the frequency response technique, the error 
amplifier gain is increased by placing f2  of the error amplifier at exactly five 
times above f°, while retaining the same values of f, fi, and f2 as those used 
in the previous design attempt. This redesign process is illustrated by the Bode 
plot on the right hand side of figure 6.2 with the following results obtained: R2 
= 4.7kQ, C,1 = 0.068pF, R1 = 470 Ci, R 3 = 15kCi, and C 2 = 0.022pF. 
Compared with figure 6.2(b) on the left-hand side, the second design attempt 
results in an error amplifier with a higher gain, which raises the system loop gain 
and bandwidth (figure 6.2(c) on the right-hand side). The transient response to 
the 2.75A step load change given by these new component values is also shown 
in figure 6.3 (labelled 2nd design) for comparison. The response is improved as 
expected, but again the desired response has not yet been achieved and further 
trial-and-error tuning is needed, to attain satisfactory performance. 
The preceding design process clearly demonstrates the pitfalls of the frequency 
response technique, particularly in the fine-tuning process where re-design of 
the compensation circuit is carried out on a trial-and-error basis. The main 
obstacle stems from the fact that there is no quantitative, but only a descriptive 
relationship between the required time-domain performance and the open-loop 
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gain frequency characteristic. 
6.1.2 Compensation circuit design using HSPICE optimisation 
In this section, the application of optimisation to fine-tune the compensation 
circuit component values to achieve the desired specifications is illustrated. The 
circuit netlist of the averaged model in figure 4.11 (with the voltage source 
set to zero) is employed in the optimisation. In addition to the circuit description, 
information concerning optimisation must also be specified as follows. 
6.1.2.1 Design objectives 
In each iteration of optimisation, the simulation is started at Os and ended at 
3ms, and a 2.75A step load change is assumed to occur at the timepoint lOOts. 
The first design objective, a transient response with a settling time of ims (or 
less), is stated by the .MEASURE statement below: 
.MEASURE tran tsetting trig atlOOus targ V(4) va114.925 RISE1 
goal=lms 
The second design objective, a steady state regulation of + 0.5% of nominal 
output voltage, is ensured by the following .MEASURE statements: 
.MEASURE tran overshoot max v(4) Irom=rlOQus to=3ms goal15 
.MEASURE tran mm-limit mm v(4) from=2ms to=3ms goal=14.925 
The first .MEASURE statement dictates the output voltage (v(4)) should never 
be more than 15V after the instant of the load change (lOOjis). The second 
.MEASURE statement ensures that after 2ms, the output voltage remains above 
the regulation limit (14.925V). These two statements together not only ensure 
that the regulation limits are secure, but also that the response has no voltage 
overshoot. 
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6.1.2.2 Design variable 
The error amplifier gain can be tuned by just varying R3 and C2, while keeping 
the rest of the components constant. Unless the specifications are very stringent, 
it is unnecessary to select all five compensation circuit components as design 
variables, and having too many design variables makes the optimisation more 
difficult and may cause convergence problems. 
In the netlist, R3 and C2 are defined as follows, with the results from the second 
design attempt assigned as the initial guess: 
.PARAM rx=optval(15k,10,100k) 
.PARAM cx=optval(0.022u,0.001U,0.2U) 
6.1.2.3 Optimisation strategy configuration 
The optimisation strategy given below has been configured to give a convergent 
result: 
.MODEL optl opt relout=le-3 relinz1e-3 itropt30 
relout=le-3 and relin=le-3 specify convergence of the solution is declared 
when either all of the optimising input parameters, or output results, vary by no 
more than 0.1% (le-3) from one iteration to the next. 
itropt = 30 limits the maximum number of iterations to 30. 
The complete HSPICE netlist for this design is given in appendix BI. 
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6.1.3 Results 
HSPICE is run on a SUN SPARC4 workstation. After a few iterations of sim-
ulation and optimisation, the optimised solution is found with the results listed 
in column 2 of Table 6.1. Note that the optimised R3 and C 2 in Table 6.1 are 
calculated from the optimised wn found by HSPICE, through w2 = It 
Initial design values Optirrzised values 
= 470Q R,1 = 47012 
= 4.7k12 = 4.7kfl 
= l5kQ = 27k11 
C 1 = 0.0681iF C 1 = 0.068jzF 
= 0.022pF C 2 = 
Table 6.1: HSPICE optimisation results 
can be seen that the optimiser has met the design objectives by increasing R3 
and decreasing C2, thus increasing the error amplifier gain and subsequently 
the loop-gain and bandwidth. The improved performances in both time- and 
frequency-domain after optimisation compared with those before optimisation 
are illustrated in figure 6.5. Figure 6.5(a) shows the increase in system loop gain 
and bandwidth, while the phase shift at the crossover frequency is maintained in 
the vicinity of 900  (in addition to the 180 0 phase shift due to negative feedback) 
indicating a wide stability margin. As seen in figure 6.5(b), the improvement 
in transient response has been considerable and the design specifications have 
been satisfied. The optimised transient response to the 2.75A step-load change 
obtained experimentally is shown in figure 6.9, along with the simulated result 
for comparison. Close agreement between the two results is seen, confirming the 
accuracy of the averaged model in SNIPS modelling. 
The time spent on the simulation /optimisation process normally depends on the 
circuit complexity, the rigour of the objectives, the numbers of optimising vari-
ables and the closeness of the initial guess to the final solution. To achieve the 
optimised results in the above design example, the associated run time is usually 
less than 20s. This fast design cycle is due mainly to the use of the averaged 
model, and also the use of only two design variables with good initial guesses. 
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Figure 6.5: Performance comparison before and after optimisation: (a) Open-
loop gain and phase (b) Transient responses to a 2.75A step-load 
change 
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6.1.4 Discussion 
The optimised solution in column 2 of Table 6.1 is just one set of non-inferior 
solutions that satisfies the design objectives. It is likely that there will be many 
other sets of non-inferior solutions which also satisfy these objectives, some of 
which may yield better transient responses (e.g. faster settling time with smaller 
overshoot) than that in figure 6.5. Such responses are illustrated in figure 6.6. 
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Figure 6.6: Transient responses to the 2.75A step-load change of when (a) 
R3=25kfl and C2=8nF (b) R 3 z16.4kfl and C O2 r-9.lnF 
design objectives are specified; more stringent specifications would result in fewer 
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non-inferior solutions and vice versa. 
In using time-domain optimisation to design the compensation circuit, care must 
be taken to maintain system stability under all possible operating conditions [102]. 
In this design example, the possibility of picking parameters that lead to system 
instability has been prevented by the two .MEASURE statements specifying the 
steady state requirement. 
For off-line power supply applications where an input voltage to a converter con-
tains ripple at twice line frequency (e.g. the 100Hz ripple for the 50Hz line input) 
as a result of rectification, design of the error amplifier compensation circuit must 
result in high loop-gain at the ripple frequency to minimise its effect propagating 
to the converter's output [111] - a loop gain of 35dB is typically required at this 
frequency. With the proposed HSPICE optimisation, design in the time-domain 
and frequency-domain cannot be performed at the same time. Design to meet 
loop gain requirements at the ripple frequency, however, can be done at the ini-
tial design stage (before fine-tuning with HSPICE optimisation); for example, by 
placing the zero fzi in figure. 6.1 at the location that gives the desired loop-gain 
at the ripple frequency. 
With HSPICE optimisation, it is possible that the convergence criteria (relin 
and rebut) are met, causing the optimisation process to stop before the design 
objectives have been satisfied. This has been observed when poor initial guess 
values are used. From the author's experience, initial results from classical design 
methods provide an adequate initial guess for optimisation to occur within the 
pre-specified maximum number of iterations, normally set to 20-40 as recommen-
ded in [70]. If the solution has not converged within 40 iterations, it is unlikely to 
do so. Non-convergence is usually caused by either unrealistic design objectives 
or poor initial guesses. 
119 
Chapter 6 : Results 
6.2 Voltage Injection Control (VIC) 
In this section, results obtained from the investigation of Voltage Injection Con-
trol are presented. Simulated and experimental results given by the prototype 
converter without VIC (standard voltage-mode control) are first presented, fol-
lowed by those obtained with VIC. 
6.2.1 Transient responses without VIC 
Depicted in figures 6.7 to 6.10 are simulated and experimental transient responses 
to various step-load changes using standard voltage-mode control (without VIC). 
The experimental results are obtained by switching on a particular load in the 
programmable load block. The measurement is taken by the computer oscillo-
scope HS508 operating in storage mode and the resulting waveforms are plotted 
using Onuplot [118]. Simulation is performed by FISPICE using the averaged 
model in figure 4.11, with assigned to zero. To achieve realistic results, all 
circuit parameters used in the simulation are measured values. 
The transient performances of the results in figures 6.7 to 6.10 expressed in terms 
of settling time and maximum voltage drop are summarised in Table 6.2, where 
the values given in the parenthesis are the simulated results. The close agreement 
between the simulated and experimental results can be seen. It is worth noting 
that in Table 6.2, the settling time for the 2.75A step-load change is l.lms, 
slightly longer than the predicted value of lms. This is due mainly to variation 
of circuit components from their nominal values. In compensation circuit design, 
the nominal component values were assumed. 
Load Change Condition Settling time (ms) Voltage drop (V) 
1.50A step load 0.90 (1.00) 0.38 (0.37) 
2.25A step load 1.05 (1.14) 0.59 (0.56) 
2.75A step load 1.10 (1.20) 0.74 (0.67) 
3.50A step load 1.20 (1.28) 0.92 (0.85) 
Table 6.2: Transient performance associated with figures 6.7 to 6.10 
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Figure 6.7: Transient responses to a 1.5A step-load change (a) simulated (b) 
experimental 
121 


















O.Oe+OO 	5.0e-04 	 l.Oe-03 	 1.5e-03 	 2.0e-03 
time(seconds) 
(b) 
Figure 6.8: Transient responses to a 2.25A step-load change (a) simulated (b) 
experimental 
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Figure 6.9: Transient responses to a 2.75A step-load change (a) simulated (b) 
experimental 
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Figure 6.10: Transient responses to a 3.5A step-load change (a) simulated (b) 
experimental 
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6.2.2 HSPICE optimisation of V-j 
In each iteration of the optimisation, the simulation is started at 0 and ended at 
2ms, and a step load change is assumed to occur at 100/As. 
6.2.2.1 Design objectives 
The design objectives in Table 5.1 can be translated into multiple inequality 
constraints of the form: 
VOVC?ShOO(amphit71,tina) < 	0.075 	volt Equation: (6.2) 
Vspike(amplitttdle,timj) < 	0.075 	volt Equation: (6.3) 
t82jg (amp1ittu1e,ui nj) < 	250x10 6 	second Equation: (6.4) 
In the above equations, the individual objective is written as a function of two 
design variables, and all of them must be simultaneously satisfied in the optim- 
isation. These objective functions are respectively coded in the HSPICE netlist 
as follows: 
.MEASURE tran t..setting trig at=lOOus targ v(4) val=14.025 RISE=1 
goal = 0.25 ms 
.MEASURE tran v.maxl max v(4) from=101us to=2ms 
.MEASURE tran overshoot paramrz'vmaxl-15' goal =0.075 
.MEASURE tran v..max2 max v(4) from='tinj' to=lOOus 
.MEASURE tran spike paramr='v-max2-15' goal=0.075 
The first .MEASURE statement specifies that a settling time of 250/As (or less) 
is sought in the optimisation. The settling time measurement is started at the 
timepoint 100/As (the instant of load application) and ended when the output 
voltage comes back to the lower regulated limit (14.925V) for the first time. 
The second and third .MEASURE statements together implement the voltage 
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overshoot objective (equation (6.3)). In the second MEASURE statement, the 
maximum voltage immediately after the load change (t=101pts) to the end of the 
simulation (t=2ms) is measured and stored in a dummy variable v..maxl. The 
third .MEASURE statement then defines the voltage overshoot as the difference 
between v_maxl and the nominal voltage (15V) in which the value of 0.075V 
is sought. Similarly, the spike voltage requirement in equation (6.4) is stated by 
the fourth and fifth .MEASURE statements, with v.max2 the dummy variable 
in this case. 
6.2.2.2 Design variables 
The two discrete optimising variables described in equations (5.5) and (5.6) are 
defined by the following .PARAM statements: 
.PARAM tinj = optval(90us,100us,40us,10us) 
.PARAM amplitude = optval(O.039,0,0.39,19.5e-3) 
The first .PARAM statement defines the injection time variable (tinj) with the 
initial guess value, lower and upper limits of 1, 0 and 6 cycles in advance respect-
ively, given with respect to the instant of load change at t=100/is (the switching 
period is lops). The last number in the statement (bus) sets the incremental 
step to 10s, reflecting the constraint in equation (5.6). 
The magnitude of V- .1 (amplitude) is defined by the second .PARAM statement 
in a similar manner. In this case, the step size is set to 19.5mV and the initial 
guess value is set to 39mV (2xl9.5mV). This initial guess value is used in the 
optimisation of 14nj  for every step-load change. 
6.2.2.3 Optimisation strategy 
An example of control options used in optimising 	for a 2.75A step load 
condition is given below: 
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.MODEL opEl opt relin=1e-4 relout=le-4 itroptz30 close=10 
These are very similar to those used in the previous control loop design, except 
that the convergence criteria (relin, rebut) are more rigid and a new option 
CLOSE is introduced. CLOSE is an indication of how close the initial guess 
is to the final solution; a large value of CLOSE causes the optimiser to take 
large steps toward the solution, otherwise small steps are used. It is chosen on a 
trial-and-error basis and is different for each step-load condition. 
6.2.3 Results 
The optimisation of V,, j  is carried out for the same four step-load conditions 
as those in figures 6.7-6.10. HSPICE optimisation is run on a SUN SPARC4 
workstation, with the optimised results shown in Table 6.3. The netlists that 
produced these results are listed in Appendix B2. In all cases, it takes less than 
15 iterations for the optimisation to converge (less than 10 seconds to run). 





Table 6.3: Optimised V&j found by the HSPICE optimiser 
Each solution in liable 6.3 represents just one possible solution for that step-load 
condition. A complete set of non-inferior solutions for each step-load change is 
symbolised by a circle shown in the charts in figures 6.11-6.14. These optimised 
solutions all result in transient responses that satisfy the desired performance 
described by the inequality (6.2) to (6.4). The cross symbol in each chart indicates 
the violated solutions, with those which yields similar category of violation being 
shaded with the same intensity. It should be noted here again that the maximum 
voltage deviation is not considered in this optimisation, as it is not a critical 
criterion in radar applications. 
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Figure 6.11: Vj solution chart for a 1.5A step-load change 
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Figure 6.13: Vj,j solution chart for a 2.75A step-load change 
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Figure 6.14: Vj solution chart for a 3.5A step-load change 
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Experimental and simulated transient responses given by the Vn-j solutions selec-
ted for each load condition are shown in figures 6.16-6.21. Compared with the 
results from standard control (figures 6.7-6.10), the transient responses have been 
significantly improved. In all cases, the experimental results are highly consistent 
with their simulated counterparts. This indicates that the proposed optimisation 
procedure is an accurate and effective tool for selecting an appropriate value of 
vna. 
From figures 6.11 to 6.14, the following observations are drawn: 
For the 1.5A and 2.25A load changes, the optimised 	solutions repres- 
ented by black circles indicate the results that yield no transient response, 
i.e. a response that remains within regulation limits. Examples of such 
responses are illustrated in figures 6.16 and 6.17. This demonstrates the 
robustness of VIC for low step-load changes. 
In each chart, the area on a left-hand side of the optimised solutions is 
denoted the under-compensated region, where the magnitude of Vj is not 
adequate to give satisfactory settling time. An attempt to increase the 
injecting time leads to the violation of the spike voltage. On the other 
hands, the area on a right-hand side of the chart is considered as the over-
compensated region, where the magnitude of Vi,j is high resulting in an 
excessive voltage overshoot, with an attempt to increase the injecting time 
leading to the breach of the spike voltage specification. 
The required magnitude of 	increases as the magnitude of load change 
becomes larger. At low step-load changes (1.5A and 2.25A), the low V1 
magnitudes cause a slower output voltage rise, and therefore a longer in-
jection time (more numbers of cycles in advance) is possible without the 
spike voltage specification being violated. For example, at the 1.5A step-
load change, an injecting time up to 5 cycles is permitted, whereas the 
maximum injecting time for the 2.75A and 3.5A step-load change is lim-
ited only to 2 cycles. Additionally, for high step-load change an attempt 
to increase the magnitude a step further (e.g. from 292.5mV to 312mV 
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condition) would result in a response with an excessive voltage overshoot. 
For these reasons, there are more solutions for low step-load changes. 
4. The magnitudes of optimised 	at every step-load change are very close to 
the difference between the steady state error voltage, AV, before and after 
load application, obtained from standard control (figure 6.15). The values 
of AV for each step-load change are given in Table 6.4. This suggests that 
time 
Figure 6.15: The excursion of the error voltage V in standard voltage-mode 
control (no i4) after a step load applied to the converter 





Table 6.4: AV, for each step-load change 
14j optimisation can be reduced just to the selection of an appropriate 
injection time which can be easily found on a trial-and-error basis, without 
accessing the optimisation tool. 
For any step-load condition, the imposed design objectives and the resolution of 
the magnitude of Vj play an important role in determining the size of a non- 
inferior solution set; relaxed objectives and fine Vsj resolution will give more 
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non-inferior solutions and vice versa. During the course of the Vj optimisa-
tion, convergence problems similar to those mentioned in section 6.1.4 were also 
encountered. These are further discussed in chapter 7. 
The design trade-offs for the 2.75A step-load change are illustrated in figure 6.22 
which depicts the plots of the non-inferior solutions of Vij against the three 
design objectives. To facilitate the plots, the resolution of V.j has been scaled 
down five times from its original value i.e. from 19.5mV to 3.9mV allowing more 
solutions to be obtained, and only those solutions with a constant injection time 
of 2 cycles are used in constructing these plots. From figure 6.22, it can be seen 
that as the amplitude of Vj increases, the settling time decreases, but at the 
expense of larger voltage overshoot and spike voltage. The voltage overshoot 
increases more rapidly than the spike voltage and is the first objective to be 
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Figure 6.16: Optimised transient responses to a 1.5A step-load change with V&j 
of 156mV, 2 switching cycles in advance of the load application (a) 
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gure 6.17: Optimised transient responses to a 2.25A step-load change with 
'/ of 234mV, 3 switching cycles in advance of the load application 
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Figure 6.18: Optimised transient responses to a 2.754 step-load change with 
of 273m V, 2 switching cycles in advance of the load application 
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Figure 6.19: Optimised transient responses to a 3.5A step-load change with l'j 
of 351m V, 2 switching cycles in advance of the load application (a) 
simulated (b) experimental 
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are 6.20: Optimised transient responses to a 2.75A step-load change with 
of 273mV, 1 switching cycles in advance of the load application 
(a) simulated (b) experimental 
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Figure 6.21: Optimised transient responses to a 3.5A step-load change with 
of 351mV, I switching cycles in advance of the load application (a) 
simulated (b) experimental 
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Figure 6.22: Vinj design trade-off for a 2.75A step-load condition with a constant 
injecting time of 2 switching cycles in advance 
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6.2.4 Response discrepancy associated with the injecting time 
This section examines in detail the transient response discrepancy mentioned 
in section 2.2.2. This investigation is carried out using simulation, as the user 
has full control over the relative timing between the instant of load change and 
voltage injection, while this is very difficult to do experimentally due to the lack 
of synchronisation between the computer and the prototype converter's switching 
frequency. 
Figure 6.23 shows the relative position between voltage injection and load applic-
ation, in the one-cycle in advance case, of the optimistic scenario (figure 6.23(a)) 
and the worse case one (figure 6.23(b)). 
Figure 6.23: Timing diagram demonstrating (a) optimistic scenario (b) worse 
scenario in VIC 
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In the optimistic case, voltage injection at the end of the ON period instantly 
opens up the pulse width of the converter making the output voltage rise. It 
continues to rise for a switching cycle before the load application. On the other 
hand, in the worst case, voltage injection at the very beginning of the OFF period 
does not make the output voltage rise until the end of the following ON period. 
The output voltage has very little time to rise as the load application occurs 
immediately after this ON period is ended. (After sudden load application, the 
error signal as well as the control voltage V will rise in a step manner in response 
to a sudden voltage drop (see figure 2.5). Here, for convenience it is assumed in 
figures 6.23(a) and 6.23(b) that the control voltage V does not change.) 
The simulated extreme scenarios in the 2.75A step-load change using an injected 
voltage of 0.273u(t-1cycle) are shown in figure 6.24(a) and 6.24(b) respectively. 
Note that in simulation of the worst case scenario, the instant of voltage injection 
was carefully chosen not to cause double pulses within a switching period. In a 
practical circuit, this is prevented by the double pulse suppression logic in the 
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Figure 6.24: Transient responses to a 2.754 step-load change, with V, 2 1 = 
0.273u(t - lcycic) (a) Optimistic case (b) Worst case 
Comparing figures 6.24(a) and 6.24(b), the difference in maximum voltage drop 
is less than 0.3% of nominal output voltage, while the discrepancy in voltage 
overshoot and spike voltage are both less than 0.15%. Similar figures result 
for the increased numbers of cycles of advanced injection. These figures are the 
approximate performance tolerances of the experimental results in figures 6.16(b) 
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to 6.21(b). Despite being relatively small, it must be ensured that the selected 
solution for Vi,j  still results in a satisfactory transient performance, after these 
tolerances have been considered. 
The above transient response discrepancy is due to the fact that load application 
is allowed to take place anywhere in a switching cycle. It can be eliminated if 
the occurrence of load connection is always fixed at a particular point in the 
switching cycle. To realise this control scheme, load switching would need to be 
synchronised to the converter's switching frequency. 
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6.2.5 VIC experiment with current-mode control 
Experimental results associated with the prototype current-mode controlled con-
verter with and without VIC are illustrated in figure 6.25. The magnitude of 
the step-load change in both cases is 3A (75% of a maximum step-load current). 
In figure 6.25(a), without VIC the voltage drop is approximately 0.35V and the 
settling time is about 700 jisec (assuming ±2% regulation limit). By injecting the 
of 136mV, 2 cycles in advance of the load application, the transient response 
shown in figure 6.25(b) is obtained, which is just within the regulation limit, 
showing considerable improvement. This clearly demonstrates the capability of 
VIC in a system employing current-mode control. For the design to achieve a 
target transient performance, an optimisation procedure for similar to that 
used in the voltage-mode control case can be applied using the current-mode 
converter model developed in section 4.4.3. 
It is worth noting that the main voltage loop of the prototype current-mode 
controlled converter has not been optimised. One would expect to achieve a 
better transient response than that in figure 6.25(a) if the compensation circuit 
component values were well selected. To arrive at optimised values of these circuit 
components, the HSPICE optimisation procedure demonstrated in section 6.1.2 
could be used. Noise seen in the waveforms at turn ON and OFF could have 
arisen from inadequate PCB layout and wiring. 
In this project, the investigation of the VIC technique was mainly carried out for a 
converter employing voltage-mode control because of the simplicity of this control 
method, as well as the ease of its implementation. With voltage-mode control, no 
additional current feedback loop, which is very sensitive to noise pick up, and no 
stabilising ramp to avert problems associated with sub-harmonic oscillation and 
system instability beyond the duty ratio of 0.5 are required, thus reducing circuit 
complexity, design time, and time spent on troubleshooting. While the maximum 
magnitude of Vj , j  in the voltage-mode control case is limited to the value at which 
the minimum error signal (Vemjn) differs from the peak of the sawtooth signal, in 
the current-mode control case, this value is restricted by a preset current limit 
value. 
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The VIC current-mode controlled prototype was designed and built with the 
intention to confirm experimentally the operation of the VIC technique in this 
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Figure 6.25: (a) Transient response to a 3A step-load change of the current-
mode controlled prototype (a) without VIC (b) with V i,j of 




The preceding chapters describe the technique, design and implementation of 
voltage injection control. In this chapter, the broader aspects of these issues and 
the outcomes of the VIC investigation are discussed. Simulation and modelling 
have played an important role in this work in both the design of Vj and error 
amplifier compensation circuit. Issues concerning the justification in using the 
averaged model and the validation of its results are examined. 
Also discussed are the prospects of the VIC technique in future phased array 
radar systems, as well as in other general applications. 
7.1 VIC Technique - General Consideration 
As described in Chapter 2 (figure 2.1), VIC is an open-loop technique which 
employs prior information of load to initiate appropriate advance compensation 
in an attempt to minimise the anticipated effect of the load disturbance. The 
implementation of VIC is therefore suitable for power supplies in systems where 
the load switching pattern is known in advance, and where there is a central 
system controller (processor) available to provide such information, for example 
in radar systems or maybe in the computer power management systems discussed 
in section 7.6. 
To realise the VIC control scheme, the power supply control circuit (figure 2.2) 
includes an extra summing circuit to allow an injected voltage (V1 ) to be added 
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to the error signal (V), enabling the pulse width of the converter to increase. It 
is preferable that the gain of the summing circuit is unity to prevent alteration of 
the control loop characteristics determined during the control loop design. Unity 
gain ensures that implementation of VIC does not affect control loop design. 
In VIC, Vjj is a control parameter to be determined and is a function of three 
variables: amplitude, injecting time and shape. In this work, a linearly increased 
and a step l4,j were considered (section 2.2.3). It is found that these two 
shapes produce similar results, i.e. the linearly increased is replaceable by its 
step counterpart with a lower Vi,j magnitude. The step Vi,j is chosen as it is easy 
to generate and control, reducing Vj to a step function of amplitude and injecting 
time as described by equation (2.4). The effect of amplitude and injecting time on 
the resulting transient response is described in section 2.2. To achieve the desired 
transient performance to load changes, V1 must be optimised: in this project 
this was carried out by HSPICE optimiser. The discussion on optimisation of 
is given in section 7.2.2. 
The primary aim of this research is to test the feasibility and capability of the 
VIC technique, with the outcomes discussed as follows. 
7.1.1 Capability of V]IC 
As illustrated in figures 6.16 to 6.21, VIC results in significant improvement in 
transient response to load changes, such that stringent transient specifications 
can be met. The robustness of the technique is clearly demonstrated in the cases 
of 1.5A and 2.25A step-load changes (figures 6.16 and 6.17), where VIC results 
in the responses bounded within the steady state regulation limits. Substantial 
improvement is also obtained for higher step-load conditions; for the 3.5A step-
load case, comparing figures 6.10 to 6.19 the maximum voltage deviation reduces 
from 0.95V to 0.15V, while an improvement in the settling time is approximately 
ten fold. A similar degree of achievement is also obtained in the system employing 
current-mode control (figure 6.25). 
Due to advance voltage injection, VIC introduces a spike voltage to the resulting 
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response, which is undesirable in any application if it is too high. Results in 
figures 6.11-6.14 show that with injecting times of zero to two cycles in advance 
the spike voltage is acceptable for every tested step-load change. However, a value 
of up to five cycles in advance is possible in the case of a 1.5A step load, with the 
spike voltage still acceptable. This is due to the fact that the low magnitudes of 
associated with this load condition cause a slower output voltage rise. The 
output voltage rate of rise is also dictated by values of the filter inductor and 
capacitor. 
7.1.2 Limitations of VIC 
Despite being able to give a good transient response, the usefulness of VIC to 
broader applications is limited by the following considerations: 
• Advance knowledge of a forthcoming load is a basic requirement for the 
implementation of VIC in any system. This limits the appeal of VIC to 
just certain applications. 
• The requirements of a summing circuit and possibly a D/A converter add 
an extra cost to the power supply. 
• It is only suitable for single-output power supplies, such as localised DC/DC 
converter supplying a group of sensitive loads in a distributed power system 
(see figure 7.4 for example). The distributed power system is described 
later in section 7.5. If VIC was used in multiple output power supplies, an 
attempt to compensate for a load disturbance in one output would result 
in a voltage rise on the remaining outputs which is undesirable. 
7.2 Time Domain Optimisation With HSPICE 
In this work, optimisation has been used to design the error amplifier compensa-
tion circuit and to select a suitable In both cases, optimisation is performed 
by HSPICE in the time-domain. This is very relevant because the transient spe-
cifications are all time-domain parameters. Nevertheless, the frequency-domain 
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design method is not totally ignored in this work; it was used to initially design 
the compensation circuit to result in a stable converter. The compensation circuit 
component values obtained from this initial design were used as the initial guess 
values for the error amplifier compensation circuit optimisation. 
The HSPICE optimisation is an iterative process embracing simulation and op-
timisation. In each iteration run, the averaged circuit model is simulated and 
measurements taken from the simulated result. If the desired performance is not 
met, design variables are adjusted and the same process repeated for the next 
iteration, until either the solution is declared convergent or no solution is found 
after a prescribed maximum number of iterations. This iterative environment is 
shown by the flow chart in figure 5.4. 
In this section, the use of HSPICE optimisation in these two applications is 
evaluated. Then, convergence problems associated with 1-ISPICE optimisation 
are discussed and an effective remedy suggested. Finally, VIC converter design 
consideration is reviewed. 
7.2.1 Optimisation of the error amplifier compensation circuit 
Traditionally, design of the error amplifier compensation circuit is carried out in 
the frequency domain, using classical design tools such as the Bode plot method 
or the root locus method. These conventional tools are limited and inefficient 
mainly because of the lack of a quantitative relation between transient specifica-
tions which are time-domain parameters and design parameters in the frequency 
domain, hence making the fine-tuning tedious and difficult (other limitations were 
previously outlined in section 5.4.1.4). 
With HSPICE optimisation, this problem is overcome as the fine-tuning is auto-
matically performed by the optimiser in each iteration run, offering a more effi-
cient means to design error amplifier compensation circuits and reducing signi-
ficantly the design time. Moreover, unlike the frequency-domain design methods 
which rely on small-signal assumptions, the proposed HSPICE optimisation uses 
a large-signal averaged model of the converter with the effect of circuit parasitics 
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included in the simulation, therefore producing very accurate results as can be 
seen by comparing simulated results to their experimental counterparts in figures 
6.7 to 6.10. 
Although 1{SPICE can optimise circuit performance simultaneously in both time-
and frequency-domain, the proposed design technique only allows optimisation 
to be carried out for one particular domain at a time. This limitation arises from 
the averaged model employed in the simulation not being able to give meaningful 
results in both domains at the same time. To simulate converter performance in 
the frequency domain (AC analysis) using the averaged model, the AC stimulus 
together with a coupling L-C circuit must be inserted between the output of the 
sub-circuit VICYM and the input of the sub-circuit PWMBCK as shown in figure 
4.11 
An application for HSPICE optimisation may be in the control loop design of a 
power supply for high performance microprocessors such as Intel's Pentium Pro 
(P6). The new generation of microprocessors operate with a low power supply 
voltage in the range of 3.1V, and are "current thirsty" devices due to the large 
number of transistors in the circuit (over 5 million are used). The power manage-
ment feature incorporated within these chips to resolve heat dissipation problems 
causes sections of circuitry inside the chip to come on and off line, imposing large 
load transients on the power supply. In the worst case, current requirements can 
slew from minimum (less than 1A) to full load ( bA) within 360ns [119]. This 
severe load transient, coupled with the requirement for tight voltage regulation 
of +5% for reliable operation, makes the design of power supplies for this applic-
ation very challenging. Presently, the design problem is tackled by the careful 
selection of a low ESR output capacitor to limit the initial transient voltage devi-
ation, and the use of a well-compensated control circuit (voltage-mode control or 
more normally current-mode control) to regulate the subsequent transient voltage 
excursion. HSPICE optimisation can readily be adopted to assist the designer 
in selecting compensation circuit component values to achieve the desired load 
transient performance. 
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7.2.2 Optimisation of Vini 
Vinj is chosen to ensure that the resulting transient response meets the design 
specifications. These specifications are given in terms of the desired settling time, 
voltage overshoot, and spike voltage, all of which must be satisfied simultaneously. 
In applications other than for radar systems, maximum voltage deviation could 
be added to the above list. 
If the appropriate value for V-j is to be calculated analytically, equations (4.16), 
(4.17), and (4.23) must be manipulated to result in a single equation which ex-
presses an output voltage as a time-varying function of step-load change and 
injected voltage, with the power circuit and feedback compensation parameters 
as constant. A great deal of effort is usually spent before such an equation is 
reached, and the equation itself would be very complex. Given a value of step-
load change and injected voltage, the output voltage can be solved as a function 
of time. A "trial-and-error" approach to obtain the optimum Vi.j becomes te-
dious and impractical, particularly when fine resolution is required or when 
stringent design objectives are sought. 
Hence, a more effective and systematic design methodology must be established, 
with a CAD approach being preferable. HSPICE optimisation is thus proposed 
to fulfil these objectives. With HSPICE optimisation, equations describing con-
verter behaviour are automatically formulated from an input circuit netlist. The 
optimisation problem then becomes the minimisation of the function that de-
scribes the error between the desired value and the measured value, instead of 
the minimisation of objective functions F(x) (see equation (4.3)) described by 
the complex time-varying functions. 
It is shown in table 6.3 that the use of HSPICE optimisation to design l/ j to 
meet the desired transient performance has been successful. From the charts in 
figures 6.11 to 6.14, there are more optimised solutions for the lower step-load 
conditions, i.e. for the 1.5A and 2.25A step-load changes than for higher step-
loads. This is due to the fact that the lower magnitudes of associated with 
these step-load conditions make the output voltage rise slower, therefore allowing 
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longer injecting time without the spike voltage specification being violated, and 
is also due to the lower transient (i.e. the smaller voltage drop and the faster 
settling time) expected with a lower step load. 
For each step-load change, the number of non-inferior solutions is influenced by 
the resolution of Vj magnitude and the design objectives. A more refined Vj 
magnitude resolution will give a larger set of non-inferior solutions, while stringent 
objectives will result in a reduced set of solutions. Despite being an independent 
variable, the injection time tends to play a less important role than the Vmj mag-
nitude, in that it can be determined after obtaining the optimised Vi,j magnitude. 
The magnitudes of optimised at every step load can be approximated by the 
steady state error voltage, AV, before and after load application, obtained from 
standard control (without as shown in figure 6.15 and table 6.4. Though 
the injection time can be any integer number of cycles, it is very unlikely that 
values above ten will be used as the resulting spike voltage would become too 
excessive for most applications. 
In this project, the settling time, voltage overshoot and spike voltage were the 
three main targets considered in the optimisation. The maximum voltage devi-
ation was omitted as it is not normally a crucial parameter for power supplies 
in radar applications. Though disregarded in the optimisation, the results in 
figures 6.16 to 6.21 show that the maximum voltage drop is maintained at ac-
ceptable levels for all step-load changes (for a 3.5A load change in figure 6.21, the 
maximum voltage drop is approximately 0.25V). 
In other applications, the settling time may not be considered to be as important 
a parameter as the maximum voltage drop. For instance, in computer power 
supplies, the output voltage must be maintained within the prescribed regulation 
limits throughout the operating range [119], to prevent malfunction of some IC 
chips in the system. 
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7.2.3 Convergence problems and remedies 
As mentioned before, one condition which will terminate the HSPICE optim-
isation process is when convergence is declared, i.e. when either the optimising 
variables or the results vary by no more than the values respectively specified 
by RELIN and RELOUT from one iteration to the next. It is possible that the 
optimiser establishes a search direction which causes the convergent conditions 
to be met, while some design objectives still have not yet achieved (i.e. some 
design objectives are under-attained), resulting in the optimisation process be-
ing prematurely terminated. This problem is prone to occur particularly when 
stringent design objectives are sought, more design objectives are stated, or when 
optimising parameters are assigned poor initial values. 
The non-convergence of the optimisation (i.e. no solution found after the max-
imum number of iterations) is another problem that is likely to occur if poor initial 
guesses are being used or unrealistic objectives being sought. It is usually hard 
to determine whether the specified design objectives are realistic, as this requires 
experience with the system under consideration. Nevertheless, this question may 
be qualitatively answered by using knowledge gained from the achievable object-
ives. For instance, from Table 7.1 which lists the transient performance associated 
with each Vi,j  solutions for the 2.75A step-load change, one learns that a settling 
time of less than 100ps is not an achievable objective, unless the allowed values of 
either voltage overshoot or spike voltage are increased (assuming the resolution 
of Vi,j remains unchanged). 
In solving these convergence problems, an option CLOSE can be used by the 
optimiser to estimate how close the initial guesses are to the final solution. Other 
control options such as RELIN and RELOUT and CUT' also influence the con-
vergence, but their effects are not obvious. Changing the CLOSE value effectively 
establishes the new search direction, through which convergence may result. The 
CLOSE value used in the l4,j optimisation for each step-load change was chosen 
'CUT acts as a scaling factor of the CLOSE value. If the last iteration was a successful 
descent toward the solution, CLOSE is decreased by CUT; otherwise CLOSE is increased by 
CUT squared. 
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___ Settling time (/25) Overshoot (V) Spike (V) 
0.2535u(t-lcycle) 247 0 0.015 
0.2535u(t-2cycles) 242 0 0.042 
0.2535u(t-3cycles) 239 0 0.074 
0.2730u(t-Ocycle) 195 0.034 0 
0.2730u(t-lcycle) 179 0.023 0.016 
0.2730u(t-2cycles) 155 0.013 0.046 
0.2925u(t-Ocycle) 158 0.069 0 
0.2925u(t-lcycle) 136 0.058 0.018 
0.2925u(t-2cycles) 100 0.046 0.05 
Table 7.1: Vj solutions and associated transient performance for 2.75A step-
load change 
on a trial-and-error basis. To achieve an optimised 	in this project, CLOSE 
values between 10-20 were found to be suitable. 
7.2.4 Design Procedure 
If the summing circuit has unity gain, the loop-gain characteristic and system 
stability of a converter with VIC are the same as that with standard control, 
and are determined at the control loop design stage. In this project, control loop 
design is begun by selecting the initial compensation circuit component values 
to ensure system stability using the Bode plot method. HSPICE optimisation 
is then employed to fine-tune the initial design results by adjusting the error 
amplifier gain, subsequently the system loop gain and its bandwidth, until the 
desired specifications are met. Initial results from the frequency-response method 
provide a sufficient initial guess for optimisation to occur within the maximum 
number of iterations. Rough initial guess values can also be used to simplify the 
design process, but poorly chosen values may result in the convergence problems 
discussed in section 7.2.3. 
As described in section 6.1.1.5, adjustment of the error amplifier gain (varying r3 
and cr2, while keeping the rest of the compensation circuit components constant) 
can lead to instability if it results in the system bandwidth, the loop-gain crossover 
frequency f, being increased excessively. Using frequency response methods to 
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design the error amplifier compensation circuit, the value of f is normally limited 
to maximum one third of the switching frequency (f3 ) to prevent instability [ill]. 
In the time-domain, there is normally no easy means to predict system stability. 
Simulation of system response is probably the most practical way to verify this. 
With HSPICE optimisation, the prospect of obtaining solutions (compensation 
circuit component values) which lead to system instability can be avoided by 
always including the objectives stating the regulation limits (section 6.1.2.1). 
Since optimisation can only be performed under one set of operating conditions 
at a time (for example in this project it was performed under the 2.75A step-
load change, with constant input voltage of 33V), system stability must also 
be examined under other possible operating conditions. An AC analysis may be 
required to check the crossover frequency and phase margin under various extreme 
conditions in the system (e.g. by performing loop-gain measurement or using the 
averaged model in figure 4.11). From the resulting Bode plots, stability is well 
established if the phase margin is greater than 45° and the cross-over frequency 
less than a third of f3. 
7.3 VIC Test Facilities 
The prototype VIC test facility shown in figure 3.1 was designed to simulate 
the operating environment of radar power supplies. The transmission of a pulse 
signal at a specific PRF which draws a step average current from a power supply 
is emulated by the connection of load from the switched load bank (seven different 
loads are possible). The personal computer (PC) duplicates the radar processor 
functions controlling both load application and voltage injection following the 
algorithm shown in figure 3.2. 
Instead of the PC, other type of controllers such as a microcontroller or DSP cards 
could also be used to perform the control functions. However, the PC is preferred 
in this project because of its availability and flexibility. An interfacing card based 
on the Intel 8255 chip is used to facilitate the communication between the PC 
and the outside world. This is preferred to the PC parallel port as it is much 
easier to control. The card operates with 8-bit data and, hence, this dictates that 
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is stored using an 8-bit data format. For a greater Vj resolution, a longer 
wordlength (e.g. 16-bit) can be used, and if this is the case, more sophisticated 
interfacing cards which operate with the 16-bit data format such as [120] should 
be considered. 
In the prototype, the resolution of Vj is 19.5mV, with a control range from 0 
to 4.9725V which is considered unnecessarily large. In voltage-mode control, the 
maximum V,,j magnitude is determined from the minimum error voltage to the 







Figure 7.1: Inclusion of a resistor divider to increase Vi,j resolution 
increased, while decreasing the control range, by connecting a resistive divider at 
the output of the D/A converter as shown in figure 7.1. With this configuration, 
the new l/ j resolution is defined by 4w9725 (RItR2 ) V and the control range is now 
reduced to 0 to 4.9725( _R1  )v. 
The control program implementing the operation described by the flowchart in 
figure 3.2 has been written using an assembly language, as discussed in section 
3.2.2. A serious disadvantage of this programme is that the injection time delay 
calculated from equation (3.1) is dependent on the computer clock frequency. 
Hence, this would need to be recalculated if the program was running on a system 
with a different clock speed. To eliminate this dependency, the control program 
could be written making use of the built-in timer and counter chip in the PC 
(8254), to assist the timing coordination [121,122]. Fed from a constant clock 
frequency of 1.1932MHz regardless of system speed, the 8254 can be programmed 
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as a timer to provide very accurate injection time control. 
7.4 Simulation and Modelling Considerations 
Simulation and modelling have played a major role in this work, particularly 
in the Vi,j  design process. Clearly, an accurate circuit model is necessary for 
the simulation results to be meaningful. In addition, the circuit model for 14j 
optimisation should require a sensible simulation time, as the total design time 
is largely determined by the time spent in the simulation. 
The most accurate circuit model of a switching converter is constructed as a direct 
copy of the actual circuit (detailed-mode simulation). This method, however, is 
not normally feasible due to the non-availability of models of some devices. Even 
if they are available, this technique often yields an excessively long simulation 
time, due to the complex non-linear characteristics of the switching devices, and 
convergence of results is likely to be a major problem. Hence, the use of macro-
models is often necessary in SNIPS simulation. Though its accuracy is limited, 
the use of macro-models greatly reduces the simulation time. 
One of the most successful macro-models for studying the behaviour of SNIPS 
is the averaged model. Obtained by averaging the behaviour of the converter 
power circuit over a switching period, the averaged model gives a result which is 
an averaged quantity of the instantaneous waveform. This is illustrated in figure 
7.2 which compares instantaneous output voltage and inductor current simulated 
by the brute-force simulation (using the ideal switch model described in section 
4.5.4) to the same results simulated by the averaged model. 
Simulation using the averaged model is usually preferred to brute-force simula-
tion in evaluations where the detailed switching ripple is not of interest, such as 
the transient response to either line or load disturbances. Simulation using the 
averaged model results in a much faster simulation time because it involves only 
the computation of continuous variables, not going through the repetitive calcula-
tions in each individual switching cycle as in brute-force simulation. To simulate 
the transient response of the VIC converter in this thesis, the simulation time by 
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Figure 7.2: Comparison of steady state output voltage and inductor current 
resulted from average and brute-force simulations 
the averaged model is less than 2 seconds, whereas using brute-force simulation 
it is about 120 seconds (both simulations were performed by HSPICE running 
on a SUN SPARC4 workstation). Thus, the averaged model is preferable for the 
optimisation of 14,.j. 
As mentioned above, to achieve a meaningful Vj,j solution, an accurate circuit 
model must be used in the optimisation. Thus, all power circuit component 
values specified in the netlist (see appendix B) are measured values rather than 
nominal values. In the control section, the error amplifier uses a macro-model of 
the LM324 operational amplifier and the compensation circuit component values 
are measured values. 
It is also necessary to model the interconnection and parasitic resistances in the 
power circuit. The parasitic resistances, in this case, include the power MOSFET 
and the diode ON-resistances, and the inductor resistance. Measurement on the 
PCB is one way of quantifying the interconnection and parasitic resistance, but 
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can be difficult to do. As suggested in [941, a more practical approach is to 
estimate these values based on an empirical basis. 
In this work, the interconnection and parasitic resistances are lumped together 
and represented by a single resistor rj, whose value is chosen such that the model 
prediction closely matches actual measurement. The value of rj. was found to 
be about 0.9Q. It should be noted that in this circuit r j. represents a damping 
factor, i.e. a larger value of rL results in a slower closed-loop response speed. This 
method has been proved to be effective by the closeness that all the simulated 
results match their experimental counterparts (figures 6.16 to 6.21). 
Due to the nature of PWM modulation, a slight discrepancy can occur in the 
resulting transient response, depending on where in a switching cycle load is 
applied. This effect cannot be seen with the averaged model and was studied by 
the use of brute-force simulation in section 6.2.4. The result given by the averaged 
model represents the average of the worst and most optimistic cases. This is 
illustrated in figure 7.3 for a one-cycle advanced injection case. In this figure, the 
definition used for simulation of best and worse scenarios was illustrated in figure 
6.23. It should be noted that the instant of voltage injection was chosen to avoid 
double pulses within a switching period. 
7.5 Future Phased Array Radar Systems 
Future developments of airborne radar systems may well see the traditional mi-
crowave tube being replaced by solid-state phased array devices for the trans-
mit/receive function [123]. In this type of radar system, known as electronically 
scanned phased-array radar, the transmit function is combined with the receive 
function into an array of Transmit/ Receive (T/R) modules mounted directly be-
hind each slot of a phased-array antenna. 
Each T/R module consumes typically, at the present state of the art, 20W of 
power and operates with a power supply voltage of between 5 and 1OV. In practice, 
up to a thousand of these T/R units are used to produce a high power radar. 
A low voltage power supply capable of supplying currents up to 2000A is thus 
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Figure 7.3: The output voltage in optimistic and worse cases and that given by 
the averaged model in one-cycle advanced voltage injection 
required to power such a system. 
Due to this enormous current requirement, it is likely that a power supply with 
the Distributed Power Systems (DPS) architecture shown in figure 7.4 will be 
used (references [124,125] provide a good technical background of DPS). Unlike 
the traditional Centralised Power Systems (CPS) where a single multiple-output 
power supply feeds the entire system, in DPS, a group of loads is supplied by a 
localised DC-to-DC converter module fed from the front-end AC-to-DC converter. 
In this way, voltage regulation is accomplished close to the load eliminating the 
problem of voltage drop over a long cable at a heavy load current, experienced in 
CPS. DPS architectures are widely used in DC power supplies in telecommunic-
ation and avionic applications, and computer systems. Some advantages of DPS 
over CPS are briefly summarised below [126]: 
• Good voltage regulation 
• No cross-regulation problems. 
• Flexibility - easy to upgrade/uprate. 
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Figure 7.4: A distributed power supply system incorporating voltage injection 
control for phased array radar systems 
• High reliability 
The disadvantages of DPS are: 
• Lower efficiency due to two stage Conversion. 
Increased EMI problems due to having many converters in a system. 
The dynamic requirements of each converter module will be extremely stringent 
for maximum radar performance to be achieved. With a pre-warning signal from 
the radar processor, the VIC technique could be incorporated into these individual 
localised power supplies to enhance their dynamic performance, and thus the 
overall system performance of phased array radars. 
7.6 Possible Applications of the VIC Technique 
Although it was primarily proposed for radar power supplies, voltage injection 
control may also be extended to power supplies in other applications, where load 
disturbance is predictable or periodic. Such applications include power supplies 
in laser and sonar systems whose operating principles are very similar to radar 
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systems, i.e. they are based on pulsed transmitting and receiving signals under 
the control of a processor unit. 
The technique may be also extended to power supplies in more general applic-
ations, where the transient voltage caused by some equipment may effect the 
functionality of another circuit connected to the same bus. Figure 7.5 shows a 
simplified diagram of a power supply whose output feeds a small motor, as well 
as other electronic circuits (e.g. the disk drive in a computer). The bus transient 
I 	
I Electronic 
SMPS 	Vo motor 	sub-systems 
Figure 7.5: A small motor and a sensitive electronic load fed from the same 
output voltage bus 
voltage caused by the motor operation (to move the read/write head) may result 
in a voltage excursion beyond the tolerance of some sensitive devices fed from the 
same bus. In this case, a signal from the processor may be used to activate the 
voltage compensation mechanism, before the motor is activated. 
Modern computer systems, such as an Intel Pentium processor PC mother board, 
have been designed with power management features for the efficient use of elec-
tricity. Interfacing with a CPU, the Power Management Controller (PMC) unit 
is a microcontroller programmed to administrate efficiently the CPU power con-
sumption as well as that of peripheral devices, while retaining maximum system 
performance. In portable computers (e.g. a notebook computer), an efficient 
power management strategy not only helps to reduce energy consumption, but 
also to extend battery life and reduce the heat dissipation issues created by op-
erating a high-clock-frequency microprocessor (e.g. pentium chip) in a confined 
space with limited air flow [127]. 
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From a power consumption point of view, computer operations can generally be 
divided into three operating modes as follows [1281: 
• Active mode - The nominal power is consumed in this mode, as the CPU is 
running at full clock speed and all peripheral devices are powered up ready 
to accept data and commands. 
• Intermediate (or power saving) mode - The power consumption is reduced 
due to the disconnection of some inactive peripherals or the reduction of 
CPU clock speed (i.e. CPU is in an idle state). 
• Sleep mode - The power consumption is minimal because most peripherals 
are inactive. 
In a modern desktop computer, the typical power requirements in the active, in-
termediate and sleep modes are approximately 140W, 50W and lOW respectively 
2. 
The rapid transition between these operating modes can cause serious transients 
in the power supply voltage. This transition process is, however, controlled by 
the CPU through the PMC unit, and therefore it would be possible to incorporate 
the VIC technique into a PMC unit to alleviate this problem. 




Conclusion and Future Work 
8.1 Conclusions 
In airborne radar systems, system performance is strongly affected by the dynamic 
performance of their power supplies. The ,operation of the transmitter draws a 
step current from the power supply causing the power supply output voltage to 
drop. It is vital that the output voltage returns to within prescribed limits as 
quickly as possible to ensure correct operation of the receiver when it receives the 
echoed pulse signals from the target. A slow power supply dynamic response will 
result in a number of returning pulses being disregarded, causing a deterioration 
in the accuracy of the target information and thus in the system performance as 
a whole. 
In this thesis, it has been demonstrated that Voltage Injection Control (VIC) is 
feasible and capable of giving excellent transient response due to load changes. To 
achieve the desired performance at a particular load change, both the magnitude 
of Vi,j and the time at which it is applied must be optimised. The optimisation 
was carried out using the circuit optimiser incorporate within HSPICE employing 
the averaged circuit model of the VIC converter. 
Experimental and simulated results in figures 6.16 to 6.21 have shown that when 
an optimised Vj is used, transient response is greatly improved, such that the 
desired specifications are met. However, improvement in recovery time (as well 
as maximum voltage deviation) is achieved at the expense of introducing a spike 
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voltage to the resulting response, due to advance voltage injection. The robust-
ness of the VIC technique was clearly demonstrated for the step-load changes 
of 1.5A and 2.25A in which some optimised 14 solutions result in the output 
voltage never dropping outwith the specified band (figures 6.16 and 6.17). The 
experimental results also agree well with their simulated counterparts, confirming 
the capability of the proposed HSPICE optimisation for designing 
The technique has also been tested in a current-mode controlled converter, and 
performs equally well (figure 6.25). Despite not being investigated in this thesis, 
similar outcomes are expected in a converter operating with DCM. 
However, the limitations of VIC are: 
. The extra voltage injection circuitry adds more cost to a system. 
• Precise timing of load application must be known in advance. 
• It is advantageous only in single-output power supplies, e.g. in a localised 
DC-to-DC converter in a distributed power system. 
In this research, additional achievement has been made in the area of the design 
of the power supply control loop, in that HSPICE optimisation has been used to 
design the error amplifier compensation circuit. The proposed technique carries 
out the design in the time-domain through an iterative simulation /optimisation 
process, overcoming many limitations of traditional frequency-domain design 
methods. Using HSPTCE optimisation, a compensation circuit is accurately de-
signed with automatic fine-tuning accomplished. This optimisation approach can 
readily be adopted to design a compensation circuit in applications where strin-
gent transient requirements are imposed, such as a power supply for the Intel 
Pentium processor. 
Although the voltage injection control has been developed primarily for use in 
radar power supplies, the technique may also be implemented in power supplies 
in other applications, provided that the load switching pattern is well-defined. 
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8.2 Future work 
The main emphasis of this research was to examine the concept and capability 
of the VIC technique, and to develop a systematic procedure for designing the 
injected voltage. Several issues were not covered during the course of the research 
which require further work. These topics, as well as possible extension to the 
current work, are outlined below: 
The prototype VIC setup could be further extended to include synchronisa-
tion of the computer operation to the power supply switching frequency, in 
order to eliminate the transient response discrepancy discussed in section 
6.2.4. To achieve this, the computer would have to sample periodically a 
reference timing signal provided at the programmed-frequency capacitor, 
C1 , (pin 7 in figure 3.5). This timing signal occurs at the beginning of every 
switching cycle and could be used by the computer, as a reference point, to 
calculate the specific instant in a switching cycle for load application. 
The development of the proposed VIC technique into an intelligent system 
is another interesting research area. In this project, optimisation of Vj,,j is 
performed. off-line, i.e. Vj,j was pre-determinded and stored in the computer 
memory in the form of a look-up table. In an intelligent system, the V 
optimisation would be performed on-line. Based on the present measured 
transient performance, the computer would compute a new injected voltage, 
using an appropriate optimisation strategy, for use next time the same load 
condition is applied. This optimisation process would be repeated each 
time that load is applied, until the desired transient performance is attained. 
However, performing on-line optimisation demands heavy computation and 
usually a lengthy programming code. In practice, the radar processor is 
already involved in intense computation associated with signal processing, 
and the availability of spare computing power to implement this on-line 
optimisation scheme must be questioned. 
The possible extension of VIC to other applications has been discussed in 
section 7.6. The potential of the VIC technique appears particularly prom-
ising in the computer power management application. Issues relating to this 
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subject, including the feasibility of integrating VIC into the Power Manage-
ment Controller (PMC), deserve further investigation. Also, the suitability 
of this technique to a wider range of applkations should be explored. 
The digitally controlled switched mode power supply for radar applications 
was first investigated by Holmes' in 1991 [25] (the advantages of digital 
control were highlighted in section 1.2.2.3). Due to the limited computing 
power of DSP chips available at that time, the switching frequency as well as 
the system bandwidth of the power supply were rather limited, preventing 
digital control from being fully exploited in this application. Additionally, 
the cost associated with the implementation of this control scheme was very 
high compared to its analogue counterparts. Recent advance in microelec-
tronics and microprocessor technologies has made the realisation of a soph-
isticated, inexpensive digitally controlled switch mode power supply more 
feasible [129,130]. With a powerful digital signal processor (DSP) capable of 
performing elaborate calculations at very high speed, system switching fre-
quency and loop gain bandwidth can now be realised at rational values. As 
voltage injection is much easier to implement digitally (through software), 
the next stage in radar power supply development could be the integration 
of voltage injection control into a digitally controlled radar power supply. 
In a power supply control loop design, the traditional frequency response 
approach (section 6.1.1) uses a near ideal power circuit to simplify the design 
process. Due to this assumption, the predicted system performance is not 
accurate enough for practical power supplies which usually incorporate an 
input filter circuit (e.g. an EMI filter, an input current harmonic filter). To 
avoid the interaction, the resonant frequency of the input filter should be 
kept at least one decade away from the resonant frequency of the output 
filter. The design guideline for this is briefly summarised in [131] which, to 
some extent, involves trial-and-error. The capability of HSPICE optimisa-
tion could be broadened to include the interaction with the input filter in 
the design of the error amplifier compensation circuit, by incorporating the 
input filter circuitry into the simulation model. 
'The project was also supported by GEC Marconi Avionics, Edinburgh. 
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Appendix A 
Voltage Injection Control Test 
Programme 
Below is listed the "tIC test program implementing the operation shown by the 
flowchart in figure 3.2. The program is written using C language, with the em-
beded assembly code which performs the required control tasks (described in 
section 3.2.2). Step-load conditions, magnitudes of V1 and injecting times are 
stored in the form of look-up table by functions load-table, vinj_table and tinj_table 
respectively. 





#define NO-TEST 6 
mt vinj_table(int k); II Define function storing a table of Vinj magnitude 
mt tmnj_table(int 1; 7/ Define function storing a table of injecting time 
mt load_table(int m); /7 Define function storing a table of load selection code 
void mit (void); 7/ Define interfacing card initialised function 
mt main(void) 7/ Main function 
'C 
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char x; 
mt i=O; 
jut vinj ,tinj ,load; 
initO; /1 Initialise the interfacing card 
printf( "Type 'x' to halt \n"); 
while((x = getchQ) 	'x') 
{ 
vinj = vinjtable(i); 
tinj = tinj_table(i); 
load = load_table(i); 
cout << "Index = " << i << "\n"; 
cout << "Injected Voltage " << hex << vinj << "h\n"; 
cout cC "Injecting Time : " << dec << tinj << "\n"; 
cout << "Step-load Change : " <<hex << load << "h\n"; 
asm-( 
// Initiate Vinj 
mov al, 	vinj 
mov dx, 	301h 
out dx, 	al  
Injecting time delay 




/7 Switch on load 
mOv al, load 
mov dx, 302h 
out 	dx, al 
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/7 Duration of load 
	
mov hi, 	0 
deiay2: cmp hi, 	1 
je 	exit 






7/ Clear Vinj 
exit: nop 
mov al, Oh 
mov dx, 301h 
out 	dx, al. 
7/Injecting time delay 




/7 Remove load 
mov al, Oh 
mov dx, 302h 
out 	dx, al 
} 
i++; 
if(i == 6) 	i=O; 




mt vmnj_table(int k) 7/ Function contains a table of Vinj magnitude 
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mt Vinj[NO_TEST] = {O,0x9,0,Oxd,O,Oxf}; 
return(Vinj [k]); 
} 
mt tinj_table(int 1)7/ Function contains a table of injecting time 
{ 
mt tinj[NO_TEST] = {0,90,0,90,0,90}; // CX=90 - 2cycles advance 
return (tinj[l]); 
} 
mt load_table(int m) 7/ Function contains a table of load selection code 
mt step -load [NO _TEST] = {0x70,0x70,0x50,0X50,0X30,0X30L 
/7 0x70 - 1.50A step-load 
/7 0x50 - 2.25A step-load 
/7 0x30 - 2.75A step-load 
return (step -load mJ); 
} 
void init(void) // Initialise the interfacing card 
{ 
/7 initialise I/O card 
asm{ 
mov dx, 303h 
mov al, 80h 
out 	dx, al 
} 
7/ Set upper-half of port C to zero 
asm{ 
mov al, 0th 
mov dx, 302h 







B.1 Control loop optimisation netlist 
Below is listed the HSPICE netlist for performing optimisation of compensation 
circuit described in section 6.1.2. The circuit schematic in figure 4.11, with V17 ,1 
set to zero, is used. The functionality of PWMBCK sub-circuit (figure 4.9) and 
VICVM sub-circuits (figure 4.10) is explained in sections 4.4.1 and 4.4.2 respect- 
ively. 
*OPTIMISATION SET UP 
***OPTIMISATION STRATEGY 





.meas tran tsetting trig at=lOOu targ v(4) val=14.925 RISE=1 goal=lms 
.meas tran overshoot max v(4) from=lOOu to=3ms goal=15 
.meas tran min-limit mm v(4) from=2ms to=3ms goal= 14.925 
.meas tran w..z2 param='rx t cx' 
.options acct nomod post opts optlst2 probe dvdt=3 
MODEL DSWTT D(RS=.01) 
tran 5u 3m 
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.tran 5u 3m sweep optimize=optval result= tsetting,overshoot,uridershoot, w.22 
+ model=optl 
*BUCK POWER CIRCUIT 
** 	* ** ** * ***** ** * ***** ** 
Vi 50 0 DC 33 
nfl 50 1 0.2 
Xl 1 0 2 0 12 PWMBCK 
d2 0 2 DSWIT 
ni 2 3 0.75 
L 3 4 50U 
rc 4 5 0.027 
C 5 0 470U 
R 4 0 20 
ISWITCH 4 0 PULSE 0 3 lOOu iN iN 5m 6m 
*CONTROL CIRCUIT 
rdl 4 6 125K 
rd2 6 0 25K 
rcl 6 7 470 
rc2 7 8 4.7K 
ccl 7 8 0.068u 
nc3 8 9 rx 
cc2 9 10 cx 
Vref 11 0 2.5 
X9 8 1110 12 13 VICVM 
Vinj 13 0 0 
*VICVM SUB-CIRCUIT 
** ** * * *** ** ** * **** *** ** *** 
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.SUBCKT VICVM 1 2 3 10 11 
• NODE 1 Is INVERTING INPUT 
• NODE 2 IS NONINVERTING INPUT 
• NODE 3 Is ERROR AMP OUTPUT 
• NODE 10 IS DUTY CYCLE OUTPUT 
• NODE 11 IS INJECTED VOLTAGE INPUT 
.param EP=3.5 
.param EO=0.7 
.MODEL DS D(TT=1NS CJO=1PF) 
RINJ 11 0 lOG 
***ERROR AMPLIFIER STAGE 
REI 2 1 lOOK 
CEI 2 1 1PF 
GE 0 3 2 1 1.5M 
REQ 3 0 5MEG 
CEO 3 0 8OPF 
VEMIN 4 0 DC 0.6 
Dl 4 3 DS 
VEMAX5ODC4 
D235D5 
***PULSE WIDTH MODULATOR STAGE 
RC361G 
VO6ODCO.7 
GPWM 0 7 POLY(2) 3 6 11 0 cej 0 '(0.1)/(EP-EO)' '(0.l)/(EP-EO)' 
RPWM 7 0 1k 
VOMIN8ODC4 
D3 8 7 DS 
VOMAX 9 0 DC 92 
D4 7 9 DS 
ED1007O.0l 
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.ENDS 
PWMBCK SUB-CIRCUIT 
**** * ** * * * * ** *** ** *** *** ** 
.SUBCKT PWMBCK 1 2 34 5 
*NODES 1 & 2 ARE INPUT TERMINALS 
*NODES 3 & 4 ARE OUTPUT TERMINALS 
*NODES 5 THE DUTY RATIO INPUT 
param RO = 0.15 
RD5O1MEG 
R063R0 
Gil 2 POLY(2) 6 3 5 0 0 0 0 0 '1/RO' 
El 6 4 POLY(2) 1 2 5 0 0 0 0 0 1 
ENDS 
END 
B.2 Vinj optimisation netlist 
Below is listed the HSPICE netlist for the Vj optimisation described in section 
6.2.2. The functionality of PWMBCK sub-circuit (figure 4.9) and VICVM (figure 
4.12) subcircuit is explained in sections 4.4.1 and 4.4.2 respectively. The measured 
values of power circuit parameters and compensation circuit components are used 
for simulation accuracy. 
* **** ****** * * *** ** *** *** ** *** ** *** ***** ** 
*OPTIMISATION SET UP FOR 3.5A STEP-LOAD 
** * * ** * * * * * *** * *** *** *** ****** * * ***** ** ** 
param stepjoad=3.5 
***OPTIMISATION STRATEGY 
.model opti opt relout=le-4 relin=le-4 itropt=30 close=15 
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***DESIGN VARIABLES 
param tinj =optval(90u,lOOu,40u,lOu) 
param amplitude=optval(O.039,0,0.39,19.5e-3) 
***DESIGN OBJECTIVES 
.meas tran tsetting trig at=delay targ v(4) val=14.925 RISE=1 goal=0.25msec 
.meas tran v.naxl max v(4) from=101u to=2ms 
.meas tran overshoot param='v_maxl-15' goal=0.075 
.meas tran v_max2 max v(4) from='tinj' to=lOOu 
.meas tran spike param='vnax2-15' goal=0.075 
*OPTIMISATION SET UP FOR 2.75A STEP-LOAD 
** 	** 	** 	** * ** ******** * ** * * ** 
*.param  stepioad=2.75 
***OPTIMISATION STRATEGY 
* .model opti opt relout=le-4 relin=le-4 itropt=30 close=10 
***DESIGN VARIABLES 
* .param tinj =optval(90u,lOOu,40u,lOu) 
* .param  amplitude=optval(0.039,0,0.39,19.5e-3) 
***DESIGN OBJECTIVES 
*. meas tran tsetting trig at=delay targ v(4) val=14.925 RISE=1 goal=0.25msec 
* meas  tran vnax1 max v(4) from=101u to=2ms 
*. meas tran overshoot param='vmaxl-15' goal=0.075 
*. meas tran vinax2 max v(4) from='tinj' to=lOOu 
*.meas  tran spike param='vnax2-15' goal=0.075 
* **** *** * ** ** * ** ** *** * ** ****** **** *** ** ** 
*OPTIMISATION SET UP FOR 2.25A STEP-LOAD 
* * * * **** *** ** *********** ** ***** *** *** ** ** 
*.param  stepJoad=2.25 
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***OPTIMISATION STRATEGY 
*. model opti opt relout=le-4 relin=le-4 itropt=40 close=20 
***DESIGN VARIABLES 
*. param  tinj =optval(90u,lOOu,40u,lOu) 
* .param amplitude=optval(O.039,0,0.39,19.5e-3) 
***DESIGN OBJECTIVES 
*. meas tran tsetting trig at=delay targ v(4) val=14.925 RISE=1 goal=0.25msec 
* meas tran vnax1 max v(4) from=101u to=2ms 
*. meas tran overshoot param='vnaxl-15' goal=0.075 
* meas tran vnax2 max v(4) from='tinj' to=lOOu 
*. meas tran spike param='vnax2-15' goal=0.075 
* ** ***** * * * ** ***** ****** ** ***** *** *** ** ** 
*OPTIMISATION SET UP FOR 1.5A STEP-LOAD 
** ** * *** * *** *** ** * **** *** *** ** ** 
*.param  stepioad=1.5 
***OPTIMISATION STRATEGY 
*. model opti opt relout=le-4 relin=le-4 itropt=30 level=1 close=5 
***DESIGN VARIABLES 
*. param  tinj =optval(90u,lOOu,40u,lOu) 
* param  amplitude=optval(O.039,0,0.39,19.5e-3) 
***DESIGN OBJECTIVES 
*. meas tran tsetting trig at=delay targ v(4) val=14.98 RISE=l goal=0.08msec 
* meas tran vnaxl max v.(4) from=101u to=2ms 
*. meas tran overshoot param='vnaxl-15' goal=0.075 
*. meas tran vmax2 max v(4) from='tinj' to=lOOu 
*. meas tran spike param='vmax2-15' goal=0.075 
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.options post probe nomod optlst=2 dvdt=3 
.MODEL DSWIT D(RS=.01) 
Aran lOu 2m 
Aran lOu 2m sweep optimizeoptval result= tsetting,overshoot,spike model=optl 
*BUCK POWER CIRCUIT 
* * ** *** ** * 
Vi 50 0 DC 33 
Fin 50 1 0.2 
CIN 1 0 197UF 
X1102012PWMBCK 
d2 0 2 DSWIT 
ri 2 3 0.85 
L 3 4 49.5U 
rc 4 5 0.033 
C 5 0 449U 
R 4 0 20 
IS WITCH 4 0 PULSE 0 step-load iOOu IN IN 20 30 
*CONTROL CIRCUIT 
rdl 46 99.6K 
rd2 6 0 19.7K 
rcl 6 7 475 
rc2 7 8 4.68K 
cci 7 8 87.3n 
rc3 8 9 26.9k 
cc2 9 10 10.569n 
Vref 11 0 2.47583 
X9 8 11 10 12 13 VICVM 
Vinj 13 0 pulse 0 amplitude tinj in in 10 20 
187 
Appendix B : HSPICE Netlists 
*VTCVM SUB-CIRCUIT 
** Mc Mc Mc 	** 	Mc Mc 
.SUBCKT VICVM 1 2 3 10 11 
• NODE 115 INVERTING INPUT 
• NODE 2 IS NONINVERTING INPUT 
• NODE 3 IS ERROR AMP OUTPUT 
• NODE 10 Is DUTY CYCLE OUTPUT 





.MODEL DS D(TT=1NS CJO=1PF) 
RINJ 11 0 lOG 
***ERROR AMPLIFIER STAGE 
REI21100K 
CEI 2 1 1PF 
GE 0 3 2 1 1M 
REO 3 0 100MEG 
CEO 3 0 1OPF 
VEMIN 4 0 DC 0.6 
Dl 4 3 DS 
VEMAX5ODC4 
D2 3 5 DS 
***PULSE WIDTH MODULATOR STAGE 
RC361G 
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VO6ODCO.7 
**PWM modulator taking account a dead time of the sawtooth signal 
GPWM 0 7 POLY(2) 3 6 11 0 0 
+ 
RPWM 70 1k 
VOMIN8ODC4 
D3 8 7 DS 
VOMAX 90 DC 92 
D4 7 9 DS 
ED 10 0 7 0 .01 
ENDS 
*PWMBCK SUB-CIRCUIT 
.SUBCKT PWMBCK 1 2 3 45 
*NODES 1 & 2 ARE INPUT TERMINALS 
*NODES 3 & 4 ARE OUTPUT TERMINALS 
*NODES 5 THE DUTY RATIO INPUT 
param RO = 0.15 
RD5O1MEG 
RO63RO 
GI 1 2 POLY(2) 6 3 5 0 0 0 0 0 '1/RO' 
El 6 4 POLY(2) 1 2 5 0 0 0 0 0 1 
.ENDS 
.END 
B.3 Buck converter with current-mode control netlist 
Below is listed the HSPICE netlist of the current-mode controlled regulator in 
figure 4.13. The functionality of PWMBCK sub-circuit (figure 4.9) and VICCM 
(figure 4.12) subcircuit is explained in sections 4.4.1 and 4.4.3 respectively. 
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.options post probe acct nomod dvdt=3 
Aran 5u 2m 
.probe tran v(4) 
.MODEL DW D(RS=.O1) 
* BUCK POWER CIRCUIT 
** *** * * ** * *** 
Vi 50 0 DC 23 
run 50 1 0.2 
X1102010PWMBCK 
d2 0 2 DW 
ri 2 3 0.1 
L 3 4 35u 
rc 4 5 0.027 
C 5 0 680u 
R4 04 
* CONTROL CIRCUIT 
************************ 
rdl 4 6 36k 
rd2 6 0 36k 
rcl 6 7 10k 
ccl 7 8 0.033u 
X3 6 9 8 1 4 12 1110 VICCM 
Vref 9 0 2.5 
Vinj 11 0 0 
***CURRENT SENSE AMP. 
HIL 12 0 Vi 0.1 
************************ 
* VICCM SUB-CIRCUIT 
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** ** * ** *** * *** ** ** *** * ** 
.SUBCKT VICCM 1 2 3 17 13 19 1110 
*PIN 1 INVERTING INPUT 
*PIN 2 NON-INVERTING INPUT 
*PIN 3 ERROR AMP. OUTPUT 
*PIN 17 INPUT VOLTAGE SENSE 
*PIN 18 OUTPUT VOLTAGE SENSE 
*PIN 19 SWITCH CURRENT SENSE INPUT 
*PIN 11 INJECTED VOLTAGE INPUT 
*PIN 10 DUTY RATIO OUTPUT 
model DS D(TT=tlNS CJO=1PF) 
***ERROR AMPLIFIER STAGE 
RET 2 1 lOOK 
CEI 2 1 1PF 
GE03211.5M 
REO 3 0 118MEG 
CEO 3 0 8.6PF 
VEMIN 4 0 DC 0.6 
Dl 4 3 DS 
VEMAX5ODC4 
D2 3 5 PS 
R.NIOSENSE 17 18 1G 
RINJ 11 0 1MEG 
ESUM 6 0 POLY(2) 3 0 11 0 0 11 	$ ESUM=V3+V11 
RSUM 6 0 1MEG 
RHIL 19 0 1MEG 
ECAMP 14 0 19 0 3 
RCAMP 14 0 1MEG 
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***RAMP GENERATOR  (Ml & M) 
EMI 15 0 17 18 (3*01*20)/(2*35) 
VM 16 15 (3*01*5*20)/35' 
RSLP 16 0 1G 
***PULSE WIDTH MODULATOR STAGE 
ENUM 12 0 POLY(2) 6 0 14 0 0 1 -1 
RDIV 12 13 1G 
EDENOM 13 0 POLY(2) 10 0 16 0 0 0 0 0 1 
GPWM 0 7 12 13 1 
RPWM 7 0 100MEG 
VOMIN8ODC1 
D3 8 7 DS 
VOMAX 9 0 DC 99 
D4 7 9 DS 
ED 10 0 7 0 0.01 
RD1001G 
.ENDS 
** ** * ****** ******* ** * *** * 
*PWMBCK SUB-CIRCUIT 
** ** * ****** ******* ** * *** * 
.SUBCKT PWMBCK 1 2 3 4 5 
NODES 1 & 2 ARE INPUT TERMINALS 
NODES 3 & 4 ARE OUTPUT TERMINALS 
NODES 5 THE DUTY RATIO INPUT 
.param RO = 0.15 
RD5O1MEC 
RO63RO 
G1 1 2 POLY(2) 6 3 5 0 0 0 0 0 '1/RO' 
El 6 4 POLY(2) 1 2 5 0 0 0 0 0 1 
$ ENUM = V6-V14 
$ EDENOM = V10*V16 
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.ENDS 
.END 
B.4 Brute-force simulation netlist 
Below is listed the HSPICE netlist of the buck regulator for brute-force simulation 
using the ideal switch model described in section 4.5.4. The simulation option 
(.options) has been configured to give convergence results and is explained in 
section 4.5.4. 
.options acct post probe pivot=13 rmin=de-12 itl4=100 dvdt=2 
+ lvltim=3 absvar=0.2 relvar=0.2 ft=0.2 
.MODEL DIODO D(N=1M RS=1M) 
.tran lu 3.5m uic 
.probe tran Vout=v(5) Ve=v(11) Vc=v(14) Vinj=v(13) 
.param amp=0.1755 
.param delay=1946u 
*BUCK POWER CIRCUIT 
Vi 50 0 33 
nfl 50 1 0.2 
x1  2 3 SW1 
x2 2 0 3 SW2 
L 2 4 50u 
rl 4 5 0.75 
rc 5 6 0.027 
C 6 0 470u ic=15 
R 5 0 20 
15W 5 0 PULSE 0 3 2006u IN IN 20m 30m 
** * * *** * *** ** ***** *** ** 
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*CONTROL CIRCUIT 
* * * * * ***** * *** * ** * ** * *** ** 
rd157125k 
rd2 7 0 25k 
rcl 7 8 470 
rc2 8 9 4.7k 
ccl 8 9 0.068u 
rc3 9 10 27k 
cc2 10 11 0.Olu 
xerr 9 12 11 ERRAMP 
vref 12 0 2.5 
Vinj 13 0 pulse 0 amp delay in in 20m 30m 
esuml4opoly(2) 11013001 1 
rsum 14 0 imeg 
xcomp 15 14 16 COMPARATOR 
vsaw 15 0 pulse 0.7 3.5 0 lOu 0.001u 0.000lu 10.001iu 
rsaw 15 0 imeg 
edrive30l60l 
* ****** * * ** ** * **** ***** * ** 
*ERROR AMPLIFIER SUB-CIRCUIT 
* ****** * * * * ** **** * ** * *** ** 
.SUBCKT ERRAMP 16 19 4 
*NODE 16 IS INVERTING INPUT 
*NODE 19 IS NON-INVERTING INPUT 
*NODE 4 IS ERROR AMPLIFIER OUTPUT 
RERRJNP 16 19100K 
CERRJNP 16 19 1P 
GERRAMP 0 4 19 16 1.5M 
RERROUT 4 0 5MEG 
CERR.DUT 4 0 80P 
Dl 5 4 DIODO 
VERRJVIIN 500.5 
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D2 4 6 DIODO 
NERRJVIAX 60 5 
.ENDS 
* ** * **** * ** 
*COMPARATOR SUB-CIRCUIT 
* ** * ****** * ** *** ** *** * 
.SUBCKT COMPARATOR 14 15 8 
*NODE 14 IS INVERTING INPUT 
*NODE 15 IS NON-INVERTING INPUT 
*NODE 8 IS COMPARATOR OUTPUT 
VREF1 1 0 0.5 
Dl 1 6 DIODO 
RREF1 6 12 10K 
D263DIODO 
VREF2 3 0 3.8 
D7 4 2 DIODO 
VREF3 4 0 0.5 





D9 0 8 DIODO 
RPWMOUT 8 10 10K 
D10 8 11 DIODO 
VPWMOUT 11 0 1 
ESEG1 12 0 15 0 1 
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.SUBCKT SW1 1 4 5 
El 2 1 2 3 1 
RD 2 31 
EG 3 4 POLY(2) 2 4 5 0 0 1 0 0 -1 




.SUBCKT SW2 14 5 
El 2 1 2 3 1 
RD 2 3 1 
EG 3 4 POLY(2) 2 4 5 0 0 0 0 0 1 
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Abstract. A new control method is proposed to enhance the dynamic response of power 
supplies that have a predictable load switching pattern, such as in radar applications. By 
injecting a small voltage into the control loop in advance of the load application, the dynamic 
response is greatly improved. Both experimental and simulated results are. presented, 
demonstrating the robustness of the technique. 
Keywords. Switch mode power supplies, SPICE, simulation, modelling 
1. INTRODUCTION 
Switched Mode Power Supplies (SMPS) are used as the 
DC power source in the vast majority of modern 
electronic systems. The DC output voltage is regulated 
by employing feedback control to modulate the pulse. 
Control of a SNIPS to satisfy its dynamic and steady 
state performance specifications requires careful design 
of the feedback loop and proper choice of the control 
method. In recent years numerous works have been 
published on establishing new control strategies [1-4], 
with the common aim of improving the dynamic 
performance of the converter. However, these control 
strategies have not yet reached the stage where they can 
be implemented in commercial power supplies, and 
active research on these control strategies is ongoing. 
The two standard control methods used in commercial 
SMPS are voltage-mode control and current-mode 
control. It is well-known that current-mode control has 
a generally superior performance over its voltage-mode 
counterpart [5,6, and for most applications a well 
designed power supply incorporating current-mode 
control yields satisfactory results. Nevertheless, in some 
applications such as in radar systems, system 
performance is severely limited by the dynamic response 
of the power supply to sudden load changes. 
In a radar system, although the transient requirements of 
the power supply are closely specified, the load 
switching pattern is both regular and predictable. By 
knowing in advance precisely when load will be applied, 
a signal can be sent to the control circuit to increase the 
pulse width of the converter in advance of the load 
application, allowing considerable transient response 
improvement to be achieved, thus enhancing the 
performance of the radar system. This technique has led 
to the proposal of Voltage Injection Control (VIC) for 
radar power supplies and is described in this paper. 
The principle of voltage injection control is explained in 
Section 2. In Section 3, the mathematical model of a 
buck regulator with voltage injection control is 
developed. Optimisation of the injected voltage is 
addressed in Section 4, and all results are presented in 
Section 5. 
2. VOLTAGE INJECTION CONTROL 
A buck converter with the proposed VJC control circuit 
is illustrated in Figure 1. An external summing block 
has been added to the standard voltage-mode control 
loop, allowing an externally controlled voltage to be 
injected into the control loop, thereby increased the 





, 	 + 
vs 
Figure 1. Buck converter with the proposed Voltage 
Injection Control 
2.1 Principle Of Operation 
In a conventional system (Figure 1 with V1=O), when 
load is applied, the output voltage will drop below its 
regulated value and the error signal, V, will increase, 
hence increasing V. Vc is compared to the sawtooth 
signal at the comparator stage which will consequently 
widen the PWM pulse to reduce the error. 
After passing through the transient state, the converter 
eventually settles to a new steady state and the output 
voltage is brought back to its regulated value, as shown 
in Figure 2. 
Figure 2. Dynamic response to a load change 
The duration of the transient is dictated by the loop gain 
bandwidth, and normally a large number of switching 
cycles is required before the steady-state is regained. 
When the step injected voltage, Vi.j, is applied into the 
control loop, the input to the comparator, V, is: 
(1) 
A step change in V increases the pulse width and forces 
the output voltage to rise. Once applied, the injected 
voltage remains constant until the load is removed. The 
error signal will decrease, and from (1) the control 
signal, V, also decreases resulting in a narrowing of the 
duty ratio to reduce the error. After passing through the 
transient state, the previous steady state of the converter, 
before the voltage injection, is reinstalled, as the output 
voltage is brought back to its regulated value. V 0 
resumes to its previous value, but at the expense of V e 
being compensated by Vj, as shown in Figure 3. The 
duration of the transient is again dictated by the loop 
gain bandwidth. 
If the timing and magnitude of load application/rejection 
is known in advance, this information can be used to 
start a compensation mechanism, the voltage injection, 
before load is applied. By injecting an appropriate 
value of V , significant improvement of transient 
response can be obtained. By the definition given in [7], 
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Figure 3. Dynamic response to a voltage injection 
2.2 Implementation 
The summing circuit in Figure 1 includes summing and 
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Figure 4. Summing circuit for voltage injection 
The summing amplifier adds the injected voltage, V, 
to the error signal, V, giving (1) but with an inverted 
polarity. Thus, it has to be followed by an inverting 
amplifier to invert the signal back to a required polarity. 
In this work, the control of the injected voltage, which 
embraces both timing and amplitude control, is 
accomplished by a computer and is discussed in more 
detail in Section 4. 
From the stability point of view, the implementation of 
VIC should not alter the pre-determined control-loop 
characteristics [8,9], otherwise it may lead to an 
unpredictable instability. - To avoid this, an unity-gain 
summing circuit is used, removing the effect of VIC 
implementation on the system stability and leaving it 
dependent solely on the initial design of the control 
loop. 
Volt a5e injection 	Load application 
io 
MATHEMATICAL MODEL 
In this section, a mathematical model of a converter 
employing VIC is developed and is used in the 
optimisation of the injected voltage described in Section 
The state-space averaging modelling approach 
described in [10] is used, as it is capable of giving 
accurate results and is easily implemented for SPICE 
simulation [11]. 
The state-space averaged model of the buck power 
circuit depicted in Figure 1 can be formulated as: 
- 	 [1 rdil 1—(r+rL 	 v )  
IdtI_I L L 	
~ lrk 	(2) 
o j (dvLt 	1 	1 
[dti C CRI vJ 
- [ 
V 0 = [r I 
(3) 




(V 1 -  V. 	
(4) 
Vinj is a step injected voltage function. Mathematically 
it can be written as: 
Vi ni  = Au(t — td) 	
(5)  
Z ' (s)("Trer - V0 ) ± Au(t - td) 
d = Z2 (S) (8) 
Vm  
Equation (2), (3) and (8) thus form a model of the closed 
loop buck regulator with voltage injection control. 
4. INJECTED VOLTAGE OPTIMISATION 
The magnitude of Vj,, and the number of cycles in 
advance of load switching that Vij is applied, must both 
be optimised (5) to achieve the desired transient 
performance. In this section, these optimising variables 
are discussed, together with a short description of 
HSPICE, a package used to carry out the optimisation. 
4.1 Optimising Variables 
The injected voltage amplitude is controlled by the 
computer through a D/A converter. The resolution, 
which is the amplitude difference between any two 
consecutive injected voltages, is set to 19.5mV. 
Therefore, the amplitude of the injected voltage is a 
discrete variable where: 
- A j  = 0.0195, i=0,1,2.....255 	 (9) 
The injecting time is defined as the number of cycles in 
advance of the load application that Vij is applied, as 
shown in Figure 5. 
where 	 - 
u(t - td) = unit step function at time td 
td = 1,2,3.....n is the injection time (number of switching 
cycles in advance of load application) 
A = amplitude of the injected voltage (volts) 
From (1), the output of the summing circuit is thus: 
VVC+Au(t—td) 	 (6) 
The comparator compares the control voltage, V, with a 
reference sawtooth voltage (V saw) to produce the duty 




where V. = peak sawtooth voltage signal. 
Substituting (4) and (5) into (7) gives the VIC control 
law: 
Figure 5. Illustration of the injecting time definition 
It is assumed that a load is applied during an ON period 
of the cycle i of the gate drive signal. The pulse width 
can be increased one cycle in advance of the load 
switching by injecting the voltage at the point indicated 
by the arrow in the i-I cycle, or two cycles in advance 
by injecting the voltage at the point indicated by the 
arrow in the i-2 cycle, and so on. Therefore, the 
injecting time is also a discrete variable and a subset to 
the positive integer domain: 
3 
td C 	1 	 (10) 
where r= 1,2,3,... 
It should be noted that the injected voltage can in fact be 
applied anywhere in the region A (or B) for two-cycle 
(or one-cycle) advance compensation. 
Although the preceding definition of the injecting time 
assumes that the load is applied during the ON period, it 
also holds true for when load is applied during the OFF 
period. However, a slightly discrepancy does exist 
between the worse case scenario, when the load is 
applied at the beginning of the OFF period, and the 
optimistic one, when the load is applied near the end of 
the ON period. However, it is beyond the scope of this 
paper to go into this in detail. 
4.2 Multi-Objective Optimisation 
The optimum transient response is usually specified by 
the desired performance specifications e.g. voltage 
overshoot, settling time, maximum voltage deviation and 
spike voltage (the latter is the voltage rise caused by 
in advance of load being applied). These performance 
specifications are likely to be competing with one 
another, such that an improvement in one specification 
leads to a degradation in at least one of the remaining 
specifications. 	Therefore, in the optimisation a 
compromise between these multiple competing 
objectives has to be reached in such a manner that all 
objectives are satisfied. 
Multi-objective optimisation [12,131 is a suitable 
technique for formulating and solving this category of 
problem. In multi-objective optimisation, there is no 
unique 'optimal' solution, but rather a set of 'non-inferior' 
solutions, which are the solutions that yield no violation 
of any of the design objectives. From the non-inferior 
solutions, the trade-off between these conflicting 
objectives can be studied. 
4.3 Optimisation using HSPICE  
as the maximum number of iterations and the algorithm 
used etc., to be selected. The optimising variables and 
design specifications are specified through .PARAM 
and .MEASURE statements respectively. More details 
of these statements can be found in reference [14]. 
5. RESULTS 
The buck converter shown in Figure 2 with the 
following specifications: L=50j.tH, C=4709, Rrz20Q, 
V1=35V, V0=15V, f=100kHz, I omin lA, and I0 5A, 
has been built and used in this work. The desired 
transient specifications are stringently specified and 
shown in Table 1. The voltage overshoot as well as the 
spike voltage must not exceed 0.5% of the nominal 
output voltage, while the settling time, taken when the 
response settles to within ±0.5% of the nominal value 
(15 volts), must be satisfied. The maximum voltage 
deviation is not included as it is not normally a critical 
parameter for power supplies in radar applications. The 
power supply includes a carefully designed error 
amplifier compensation circuit in the feedback loop to 
improve the dynamic performance. 
Load Transient Performance I Desired Value 
maximum voltage overshoot 15.075 volts 
maximum spike 15.075 volts 
settling time 252pis 
Table 1- Desired transient performance 
Without VIC, when the power supply is subjected to a 
step load of 2.75A, the transient response shown in 








The optimisation is carried out making use of the 
mathematical model developed in Section 3. A SPICE 
netlist of the state-space average model given by 
equations (2), (3), and (8) is constructed, and the 
HSPICE [141 simulator which incorporates a circuit 
optimiser is used as the simulation-optimisation 
platform. 
To perform optimisation in HSPICE, the keyname 
OPTIMIZE must be specified in the netlist analysis 
statement (.TRAN, .AC or .DC), and the keyname OPT 
must be given in the MODEL statement. The MODEL 
statement also allows optimisation control options such 
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Figure 6. Transient response to a 2.75A step-load 
change without VIC (experimental) 
It takes approximately 1 .2ms for the transient response 
to settle, which is far too slow compared to the desired 
settling time. This result suggests that even with a well 











5,0.44 	1.Oe-W 	15.-03 	2.0.-03 
time(sec) 
Figure 8. Optimum transient response to a 2.75A step-
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and is the first objective to be violated. It is therefore 
identified as the main obstacle to any further transient 
response improvement. 
specifications specified in Table 1 can be obtained using 
standard control techniques. 
Using VIC, the optimisation of the injected voltage has 
been carried out by HSPICE for various step-load 
change conditions. The task of the optimiser is to 
optimise the two optimising variables, the amplitude and 
injecting time of the injected voltage, constrained by (9) 
and (10), to satisfy the desired objectives: 
V overs h oo t ~ 0.075 	 (11) 
V $P jk C  !~ 0.075 (12) 
tset 5 2 5 0 E - 6 	
(13) 
Figure 7 shows the simulated optimised transient 
response, subjected to the same step-load condition as in 
Figure 6, given by one of the non-inferior solutions. 
The response is said to be optimum because all the 
specifications in Table 1 have been satisfied. The 
selected solution is 0.273(t-2cycles), i.e. a step voltage 
of 0.273V amplitude is applied 2 cycles in advance of 
the load application. The corresponding optimum 
transient response obtained experimentally is illustrated 
in Figure 8, which corresponds very closely with the 
simulated result. This not only confirms the accuracy of 
the state-space averaged model in switching regulator 
modelling, but indicates that it is an effective tool for 
calculating the injected voltage used in VIC. As can be 
seen by comparing Figures 6 and 8, there is a big 
improvement in performance by the introduction of 
VIC. 
: 
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Figure 7. Optimum transient response to a 2.75A step-
load change with VIC (simulated) 
The design trade-offs for the 2.75A step-load change 
have also been studied and are depicted in Figure 9. 
The non-inferior solutions of V 1j in which the injecting 
time is constant and equal to 2 cycles are selected and 
plotted against the three design objectives. From Figure 
9, it can be seen that as the amplitude increases, the 
settling time decreases, but at the expense of larger 
voltage overshoot and spike voltage. The voltage 














Voltage Injection Control has been developed to 
improve the transient performance of power supplies in 
applications where the load switching pattern is 
predictable, such as in radar systems. 
Systematic procedures to obtain the appropriate value of 
injected voltage to produce the desired transient 
performance have been accomplished by the use of 
multi-objective optimisation using HSPICE. The 
experimental and simulated results clearly demonstrate 
the advantages of the technique as the stringent 
specifications have been achieved. 
Although in this paper the technique has been 
demonstrated in a switching regulator using voltage 
mode control, it has also been tested in a converter with 
the more popular current mode control, and performs 
equally well. 
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OPTIMISATION OF SWITCH MODE POWER SUPPLY CONTROL CIRCUITS USING 
HSPICE 
D.E. Macpherson and C. Bunlaksananusorn 
The University of Edinburgh, UK 
ABSTRACT 
This paper describes an optimisation technique, implemented using HSPICE and its incorporated circuit optimiser, to 
overcome the drawbacks inherent in available design methods and ease the task of designing the error amplifier 
compensation circuit. A design example is presented and compared withthe results from a classical design technique. 
The validity of the optimised design is confirmed by experimental results. 
1. INTRODUCTION 
Switched Mode Power Supplies (SMPS) are a basic 
building block in all modern electronic systems ranging 
from the modern office equipment (e.g. personal 
computers, printers, fax machines, etc.) to highly 
sophisticated systems (e.g. radar systems, 
telecommunication systems, etc.). The increasing 
complexity of electronic systems has resulted in ever 
more demanding requirements being placed on their 
power supplies, particularly in terms of power density, 
efficiency, electromagnetic compatibility, and output 
voltage control. The trend towards lower operating 
voltage for integrated circuits has further increased the 
burden on power supply designers. 
The output voltage is specified both in terms of steady 
state voltage regulation, and also its response to 
transient conditions (e.g. application/rejection of load). 
The SMPS regulates the output voltage by comparing it 
with a reference voltage, and using feedback control to 
modulate the pulse width of the switching transistor(s). 
To design the SMPS to meet both steady state and 
dynamic requirements requires careful design of the 
control circuit, in particular the compensation circuit 
around the error amplifier in the feedback loop. 
1.1 Frequency Response Design 
The design of linear time-invariant Single Input Single 
Output (SISO) control systems is normally carried out 
in the frequency domain using classical control 
theory[ l]. Figure 1 shows the basic block diagram of a 
SNIPS from the control system point of view, consisting 
of the power circuit, PWM modulator, and error 
amplifier with the compensation circuit, with transfer 
functions TP. , Tmod and Terr  respectively. There is 
an additional, inner current loop for systems using 
current mode control (used in most power supplies). 
Compensator I'WM modulator Power stage 
Vref 	Ve 	IVcl 	Id' 	IVo 
	
Terr ( I Tmod 	Tpw j 
Figure 1 Basic SMPS closed-loop block diagram 
The design task is to define Terr  to give the desired 
open-loop 	gain 	frequency 	characteristic 
(T P. . T 	. Terr)i while not violating the stability 
criterion [2] (typically, a phase margin of at least 45 0 
is required for a stable system). With the aid of a Bode 
plot, the design is carried out graphically in the 
frequency domain, simplifying the design process. 
However, the method has the following limitations: 
The power supply is assumed to be linear with 
small-signal perturbations around the operating 
point; whereas in practice, a converter can be 
subjected to large disturbances, either from line or 
load changes. 
2. The design is carried out in the frequency-domain, 
whereas the target specifications are time-domain 
parameters (voltage regulation, maximum deviation 
from nominal and recovery time under transient 
conditions). Therefore, it is common that the 
desired specifications are not met at the first 
attempt, with fine-tuning required, usually on a 
trial-and-error basis. 
information concerning the optimisation task must also 
be stated in the netlist. 
3. The effects of circuit/device parasitics are usually 
omitted to simplify the process. 
1.2 Existing CAD Approaches 
Circuit simulation programs such as SPICE and 
SABER are being used increasingly in SMPS design to 
validate accurately the initial design results. The 
SMPS design environment developed in [3] uses SPICE 
as a simulation platform for validating the design 
results. Using the averaged circuit model [4], the 
compensation circuit design is carried out by 
repeatedly simulating the circuit and validating its 
performance, until a satisfactory result is met. Because 
a trial-and-error approach is used to adjust the circuit 
component values for each simulation run, it can be 
very time consuming, particularly when designing for 
stringent specifications. 
MATSPICE, 	a compensation circuit design 
environment using optimisation, has been proposed in 
[5]. The package incorporates MATLAB, PSPICE, and 
some C interfacing routines to implement the 
optimisation design environment. However, the 
authors mention that the execution time of the program 
is slow, owing to the considerable amount of data being 
transferred between MATLAB and SPICE for each 
optimisation iteration, preventing it from being an 
efficient design tool. 
In this paper, optimisation using HSPICE [6] is 
proposed as a solution to overcome the drawbacks of 
the existing tools. With the proposed method, the 
limitations of conventional frequency response design 
are avoided, as the non-linear large-signal model 
(instead of a small-signal model) is used, and the 
circuit parasitics can easily be incorporated, and 
automatic fine-tuning of the design is accomplished 
through iterative simulation and optimisation. Unlike 
MATSPICE, the execution time of the HSPICE 
optimisation depends only on the complexity of the 
optimisation problem. 
2. OPTIMISATION DESIGN USING HSPICE 
The optimisation design scheme in HSPICE (illustrated 
in Figure 2) is an iterative design environment 
embracing circuit simulation, performance evaluation, 
and design variable (compensation circuit component 
values) optimisation until either the desired 
specifications are attained, or no solution is found after 
a pre-defined maximum number of iterations. In the 
input HSPJCE netlist, the converter under design is 
modelled by the large signal state-space average model 
described in [4]. The selection of the model is 
justified because of its accuracy and fast simulation 
time [7]. In addition to the circuit description, 
HSPICE nedist _______________ 	°' Evaluation 
No 
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O~miaationof 	 I 	i 	sabafiad 
Domgo Vmables I or no solution 
Stop 
Figure 2 Optimisation design scheme in HSPICE 
The design variables are defined through the .PARAM 
statement in which the initial guess, minimum and 
maximum values are specified. The design objectives, 
the desired specifications (e.g. voltage overshoot, 
maximum voltage drop, settling time etc.) are stated 
through the .MEASURE statement. To perform 
optimisation in HSPJCE, parameters in the analysis 
statements (.TRAN, .AC or .DC, with the keyname 
OPTIMIZE) must be given corresponding to those in 
the .MODEL statement. Also, the optimisation control 
options (e.g. the convergent criterion, and the 
algorithm used), are selected through the .MODEL 
statement. Detailed usage of these statements can be 
found in reference [6]. 
3. DESIGN EXAMPLE 
The application of HSPICE optimisation to the design 
of a SMPS error amplifier compensation circuit is 
demonstrated by the design example of a simple buck 




Figure 3 A buck switching regulator 
The buck converter has the following specifications: 
L=50 iH, C=470 jiF, R=20 Q, Vi = 35V, Vo=15V, 
lo(min)=IA, and Jo(max)=5A, switching frequency 
fs=lOUKHz. The two-pole, two-zero compensation 
circuit surrounding the error amplifier is designed to 
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The required regulation limits are ±0.05% of 
nominal output voltage. 
A settling time less than ims is required, when the 
converter is subjected to a 3A step load change (60% 
of maximum load current). 
The compensation circuit was designed using classical 
frequency domain methods, resulting in the component 
values given in column 1 of Table 1. The associated 
transient response for a 3A load change is depicted in 
figure 4(a). 
It can be seen that a rather slow response is obtained 
and the design target is not yet met. From the result, it 
is apparent that this sluggish response is caused by the 
low system loop-gain. The speed of the response can be 
enhanced to meet the desired specification, by 
optimising the error amplifier's gain (thus optimising 
the loop-gain). 
It is unnecessary to select all five compensation circuit 
components as design variables, as the error amplifier 
can be tuned by varying R3 and C2, while keeping the 
rest of the components constant. Having too many 
design variables makes the optimisation more difficult 
and may cause a convergence problem. For these 
reasons, only R3 and C2 are selected as design 
variables, with the results from the frequency response 
design assigned as the initial values. 
HSPICE is run on a SUN SPARC4 workstation. After 
a few iterations of simulation and optimisation, the 
optimised solution is found, with the results listed in 
column 2 of Table 1. It can be seen that the optimiser 
has met the specification by increasing R3 and 
decreasing C2, thus increasing the error amplifier gain. 
The simulated and experimental optimum transient 
responses are shown in figures 4(b) and 4(c) 
respectively. The simulated result behaves very closely 
to its experimental counterpart, confirming the 
accuracy of the averaged model in SNIPS modelling. 
It should be noted that in addition to the results in 
column 2 of Table 1 found by the optimiser, there exists 
a set of solutions that satisfy the design objective. 
Some of these solutions may yield better transient 
responses (e.g. faster settling time with small voltage 
overshoot) than that in figures 4(b). This set of 
solutions is called non-inferior solutions [8. It is a 
task of a designer to carry out the existing trade-off 
between these solutions. 
Table 1. Compensation circuit component values before and after optimisation 
- Frequency Response Desigjj_ - HSPICE OptimisationDesigj_ 
R1=470Q Rl=470Q 
R2 = 4.70kQ R2 = 4.70kfl  
R3=16k.Q R3=27kI 
C1=0.068pF  C1=0.068MF 
C2 = 0.02211F C2 = Q.OlrsF 
4. CONCLUSION 
The application of the circuit optimisation feature in 
HSPICE to design SMPS compensation circuits has 
been described. Unlike traditional frequency response 
design, the proposed method carries out the design by 
means of iterative time-domain simulation and 
optimisation, automatically fine-tuning the design to 
meet the target specifications. The design example 
demonstrates the capability of this technique, with a 
significant improvement in the transient response such 
that-  the design target is met. It is suggested that the 
proposed method can be used to facilitate and speed up 
the compensation circuit design phase of SMPS. 
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